PCI Express Power State Management Validation and Debug Using the Tektronix Logic Protocol Analyzer

Debug the Toughest PCIe Challenges, Including Active State Power Management

PCI Express and Power Management

The importance of Active State Power Management (ASPM) has grown with the increasing emphasis on "green" products and energy conservation. ASPM plays a role not only in mobile devices but also in desktop and server systems as well. Consequently the validation of power management features in all types of computing platforms has taken on a new level of urgency.

Power management has been one of the most complex issues to debug in PCIe Gen1.0, Gen 2.0, and continues to be a challenge for PCIe Gen 3.0. The Logic Protocol Analyzer is the tool of choice for analyzing events that occur



during the transitions to and from power management states. Inevitably some of the signals of interest can appear on one or more PCI Express buses within a system, which necessitates a Logic Protocol Analyzer that can carry out uncompromised acquisition of multiple PCI Express links or other busses.

Logic Protocol Analyzers

The preferred tool for measuring the logical sub-block of the PHY, the Data Link, Packet, and Transaction layers of PCI Express is the Logic Protocol Analyzer (LPA). Unlike real-time oscilloscopes, LPAs provide protocol disassembly of all layers of the link with packet level, symbol level, and link event triggering across all lanes of the link. The purpose of the LPA is to simplify acquisition and analysis of the digital aspects of the serial data. To carry out the serial bus debug mission, the LPA must deliver features consistent with the needs of high-speed buses with speeds up to 8GT/s: physical layer acquisition, deep memory, flexible triggering, synchronization with other system buses and more, all while offering low impact probing tools that provide direct insight into physical layer signals.

The most critical requirement for observing the change of power management states is the ability to synchronize quickly to the link as power states are exited. The transition passes quickly and a tool that is slow to respond might miss the very cycles in which a problem occurs.



Using the Tektronix Logic Protocol Analyzer

PCI Express Power States

To understand the transitions from state to state there needs to be an understanding of the different power states.

- L0 Active normal operating mode state.
- L0s Energy saving "standby" state with fast recovery back to L0.
- L1 Lower power "standby" state but with a longer recovery than L0s.
- L2 Auxiliary-powered deep-energy-saving state.
- L3 Link Off state.

Power Management

Consider the scenario where a Transaction Layer Packet (TLP) Configuration Write is writing an incorrect value to a register, which in turn causes abnormal system behavior. This type of problem typically occurs during hardware/software integration and may only occur when power management is enabled. This is because power state changes are stressful to the transmitter and the receiver therefore can cause some link quality issues that show up in the form of logic errors. In order to capture this event, the analyzer must acquire all TLPs as the bus is exiting L0s and returning to L0. Since L0s is meant to be capable of fast recovery it is important to only send as many packets that are necessary to return to L0. Therefore any test equipment on that bus should lock on and acquire almost all of the advertised number of Fast Training Sequences (FTS) as the link exits out of electrical idle in order to not miss the first packet after returning to L0. The Tektronix LPA typically tracks exit from electrical idle after observing approximately four FTS at PCIe Gen 3 rates and within six FTS at PCIe Gen 1 and 2 rates even if electrical idle is longer that 2µs! Locking to data this quickly prevents losing valuable transactions that occur at the beginning of the L0 state. See Figure 1.

Using the Tektronix Logic Protocol Analyzer

	t 🗕 🗖 Cu	ırsor 1 🔻	to Cu	irsor 2 🔻	= 1.097	'23us	∆t -	Cursor	3 ▼ to	o Cursor 4 ▼ = 2.90376us
	Bidir DnO	Bidir Dn1	Bidir Dn2	Bidir Dn3	Bidir Dn4	Bidir Dn5	Bidir Dn6	Bidir Dn7	Bidir Dir	Bidir Link Details
	CON	CON	CON	CON	CON	CON	CON	CON	Dn	TS2
	00	00	00	00	00	00	00	00	Dn	Link No: 0 Dec
	00	01	02	03	04	05	06	07	Dn Dn	Lane Ordering: 0, 1, 2, 3, 4, 5, 6, 7
	40	40	40	40	40	40	40	40	Dn	N_FTS: 64 Dec
	46	46	46	46	46	46	46	46	Dn Dn	Data Rate ID: 46 Hex
									Dn	Gen 1 rate supported Gen 2 rate supported
									Dn	AutoChange / De-emphasis: Assert
	00	00	00	00	00	00	00	00	Dn Dn	Training Control: 00 Hex
									Dn	Hot Reset: De-assert Disable Link: De-assert
									Dn	Loopback: De-assert
									Dn	Disable Scrambling: De-assert
	45	45	45	45	45	45	45	45	Dn Dn	Compliance Receive: De-assert
	45	45	45	45	45	45	45	45	Dn	TS2 Identifier
	45	45	45	45	45	45	45	45	Dn	TS2 Identifier
	45 45	45 45	45	45 45	45 45	45	45 45	45	Dn Dn	TS2 Identifier TS2 Identifier
	45	45	45	45	45	45	45	45	Dn	TS2 Identifier
	45	45	45	45	45	45	45	45	Dn	TS2 Identifier
	45	45 45	45 45	45 45	45 45	45 45	45 45	45 45	Dn Dn	TS2 Identifier TS2 Identifier
	45	45	45	45	45	45	45	45	Dn	TS2 Identifier
									Dn	
									Dn Dn	
									Dn	
									Dn	
	C04	COM	COM	C0/I	COM	COM	CON	COM	Dn Dn	
	SKP	SKP	SKP	SKP	SKP	SKP	SKP	SKP	Dn	
	SKP	SKP SKP	SKP SKP	SKP	SKP SKP	SKP	SKP	SKP SKP	Dn	
	SKP COM	SKP	SKP COM	SKP COM	SKP	SKP COM	SKP COM	SKP COM	Dn Dn	•••• EIOS - Not Aligned •••••••
	IDL	COM	IDL	IDL	COM IDL	IDL	IDL	IDL	Dn	ELOS - NOL ATTORED
	IDL	IDL IDL	IDL	IDL	IDL	IDL	IDL	IDL	Dn	
	IDL	IDL COM	IDL	IDL	IDL	IDL	IDL COM	IDL	Dn	ETOS - Not Aligned eccesseseseses
	COM IDL	IDL	IDL	COM IDL	IDL	IDL	IDL	IDL	Dn Dn	EIOS - Not Aligned
	IDL	IDL	IDL	IDL	IDL	IDL	IDL	IDL	Dn	
m	IDL	IDL 1E!	IDL 19	IDL 60	IDL	IDL B1	IDL Unkno>	IDL D9	Dn	
	Unkno> Unkno>	Unkno>	Unkno>	Unkno>	Unkno>	Unkno>	FD!	Unkno>	Dn Dn	Not Aligned Not Aligned
	DE	Unkno>	69!	51	Unkno>	Unkno>	Unkno>	Unkno>	Dn	Not Aligned
	Unkno>	E9 !	Unkno>	EE!	2D	Unkno>	Unkno>	Unkno>	Dn	Not Aligned
	Unkno> Unkno>	COM! Unkno>	Unkno> Unkno>	Unkno> Unkno>	Unkno>	Unkno> Unkno>	CON	Unkno>		
	DE								Dn	Not Aligned
	Unkno>	Unkno>	Unkno>	Unkno>	Unkno>	4F !	IDL IDL	28	Dn Dn Dn	Not Aligned Not Aligned
		83	Unkno> Unkno>	Unkno> Unkno>	Unkno>	4F! Unkno>	IDL Unkno>	28 Unkno>	Dn Dn Dn	Not Aligned Not Aligned Not Aligned Not Aligned
	Unkno>	83 Unkno>	Unkno> Unkno> Unkno>	Unkno> Unkno> E5!	Unkno> K28.4! EIDLE	4F! Unkno≻ EIDLE	IDL Unkno> EIDLE	28 Unkno> Unkno>	Dn Dn Dn Dn	Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned
	Unkno> Unkno>	83 Unkno> Unkno>	Unkno> Unkno> Unkno> EIDLE	Unkno> Unkno> E5! Unkno>	Unkno> K28,4! EIDLE EIDLE	4F! Unkno≻ EIDLE EIDLE	IDL Unkno> EIDLE EIDLE	28 Unkno> Unkno> EIDLE	Dn Dn Dn Dn Dn Dn	Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned
	Unkno> Unkno>	83 Unkno> Unkno>	Unkno> Unkno> Unkno> EIDLE	Unkno> Unkno> E5! Unkno>	Unkno> K28.41 EIDLE EIDLE	4F! Unkno> EIDLE EIDLE	IDL Unkno> EIDLE EIDLE	28 Unkno> Unkno> EIDLE	Dn Dn Dn Dn Dn Dn Dn	Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned
	Unkno> Unkno>	83 Unkno> Unkno>	Unkno> Unkno> EIDLE	Unkno> Unkno> ES! Unkno>	Unkno> K28.4! EIDLE EIDLE	4F! Unkno> EIDLE EIDLE	IDL Unkno> EIDLE EIDLE	28 Unkno> EIDLE	Dn Dn Dn Dn Dn Dn Dn Dn	Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned
	Unkno> Unkno> 	83 Unkno> Unkno>	Unkno> Unkno> Unkno> EIDLE	Unkno> Unkno> E5! Unkno>	Unkno> K28, 4! EIDLE EIDLE 	4F! Unkno> EIDLE EIDLE 	IDL Unkno> EIDLE EIDLE 	28 Unkno> EIDLE	Dn Dn Dn Dn Dn Dn Dn	Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned
	Unkno> Unkno> 	83 Unkno> Unkno> 	Unkno> Unkno> EIDLE	Unkno> Unkno> E5! Unkno>	Unkno> K28.4! EIDLE EIDLE 	4F! Unkno> EIDLE EIDLE 	IDL Unkno> EIDLE EIDLE 	28 Unkno> EIDLE 	Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn	Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned <u>Not Aligned</u>
	Unkno> Unkno> 	83 Unkno> Unkno> 	Unkno> Unkno> EIDLE	Unkno> Unkno> E5! Unkno>	Unkno> K28.4! EIDLE EIDLE 	4F! Unkno> EIDLE EIDLE 	IDL Unkno> EIDLE EIDLE 	28 Unkno> EIDLE 	Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn D	Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned
4	Unkno> Unkno> 	83 Unkno> Unkno> No_SL>	Unkno> Unkno> EIDLE	Unkno> Unkno> ES! Unkno> 	Unkno> K28, 4! EIDLE EIDLE 	4F! Unkno> EIDLE EIDLE 	IDL Unkno> EIDLE EIDLE 	28 Unkno> EIDLE No_SL>	Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn D	Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned
4	Unkno> Unkno> COM FTS	83 Unkno> Unkno> No_SL> No_SL>	Unkno> Unkno> EIDLE COW	Unkno> Unkno> ES! Unkno> NO_DL> NO_DL> NO_SL>	Unkno> K28.41 EIDLE EIDLE No_SL> COM	4F ! Unkno> EIDLE EIDLE COM FTS	IDL Unkno> EIDLE EIDLE CON! Unkno>	28 Unkno> EIDLE No_SL> No_SL>	Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn D	Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned
4	Unkno> Unkno> CON FTS FTS	83 Unkno> Unkno> No_SL> No_SL>	Unkno> Unkno> EIDLE COM FTS FTS	Unkno> Unkno> ES! Unkno> No_DL> No_DL> No_SL> CON	Unkno> K28.41 EIDLE EIDLE NO_SL> COM FTS	4F ! Unkno> EIDLE EIDLE COM FTS FTS	IDL Unkno> EIDLE EIDLE CONI Unkno> Unkno>	28 Unkno> Unkno> EIDLE NO_SL> NO_SL> NO_SL>	Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn D	Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned
4	Unkno> Unkno> COM FTS FTS FTS	83 Unkno> Unkno> No_SL> No_SL>	Unkno> Unkno> Unkno> EIDLE EIDLE -	Unkno> Unkno> ES! Unkno> No_DL> No_SL> CoX Unkno>	Unkno> K28.41 EIDLE EIDLE NO_SL> COM FTS	4F! Unkno> EIDLE EIDLE COM FTS FTS FTS	IDL Unkno> EIDLE EIDLE CON! Unkno> FTS!	28 Unkno> EIDLE No_SL> No_SL> No_SL> No_SL>	Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn D	Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned
4	Unkno> Unkno> CON FTS FTS FTS FTS FTS FTS FTS	83 Unkno> Unkno> No_SL> No_SL> No_SL> No_SL> No_SL> CON!	Unkno> Unkno> Unkno> EIDLE EID	Unkno> Unkno> ES! Unkno> No_DL> No_DL> No_DL> FTS! FTS!	Unkno> K28.41 EIDLE EIDLE NO_SL> COM FTS FTS FTS COM	4F! Unkno> EIDLE EIDLE EIDLE CON FTS FTS FTS FTS FTS	IDL Unkno> EIDLE </td <td>28 Unkno> EIDLE NO_SL> NO_SL> NO_SL> NO_SL> COM</td> <td>Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn D</td> <td>Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned </td>	28 Unkno> EIDLE NO_SL> NO_SL> NO_SL> NO_SL> COM	Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn D	Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned
4	Unkno> Unkno> CON FTS FTS FTS FTS FTS FTS	83 Unkno> Unkno> No_SL> No_SL> No_SL> No_SL> No_SL> No_SL> ETS	Unkno> Unkno> EIDLE CON FTS FTS FTS FTS FTS FTS	Unkno> Unkno> ES! Unkno> No_DL> No_DL> No_SL> COM FTS! FTS!	Unkno> K28.41 EIDLE EIDLE NO_SL> COM FTS FTS FTS	4F ! UNKNO> EIDLE EIDLE FTS FTS FTS FTS COM FTS FTS FTS	IDL Unkno> EIDLE EIDLE Unkno> FTS! COM FTS!	28 Unkno> EIDLE No_SL> No_SL> No_SL> No_SL> No_SL> No_SL>	Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn D	Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned
4	Unkno> Unkno> ETS FTS FTS FTS FTS FTS FTS	83 Unkno> Unkno> No_SL> No_SL> No_SL> No_SL> No_SL> FTS	Unkno> Unkno> EIDLE FTS FTS FTS FTS FTS FTS	Unkno> Unkno> ES! Unkno> No_DL> No_SL> COM Unkno> FTS COM	Unkno> K28.41 EIDLE EIDLE -	4F! Unkno> EIDLE EIDLE FTS FTS FTS FTS FTS FTS	IDL Unkno> EIDLE	28 Unkno> EIDLE No_SL> No_SL> No_SL> COM FTS FTS	Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn D	Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned
4	Unkno> Unkno> CON FTS FTS COM FTS FTS FTS FTS FTS FTS	63 Unkno> Unkno> No_SL> No_SL> No_SL> No_SL> No_SL> FTS FTS FTS	Unkno> Unkno> EDLE FTS FTS FTS FTS FTS FTS	Unkno> Unkno> ES! Unkno> No_DL> No_DL> No_SL> COM FTS! FTS!	Unkno> K28.41 EIDLE EIDLE -	4F! Unkno> EIDLE EIDLE -	IDL Unkno> E IDLE	28 Unkno> ETDLE No_SL> No_SL> No_SL> No_SL> No_SL> No_SL> FTS FTS FTS FTS	Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn D	Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned
4	Unkno> Unkno> FTS FTS FTS FTS FTS FTS FTS FTS FTS FTS	83 Unkno> Unkno> No_SL> No_SL> No_SL> No_SL> CON! FTS FTS FTS CON	Unkno> Unkno> EDDLE CON FTS FTS FTS FTS FTS FTS FTS FTS FTS FTS	Unkno> ES1 Unkno> ES1 Unkno> No_DL> No_DL> No_SL> CON Unkno> FTS1 FTS FTS FTS	Unkno> K28,41 EIDLE EIDLE No_SL> COM FTS FTS FTS FTS FTS FTS FTS FTS	4F! Unkno> EIDLE EIDLE COM FIS FIS FIS FIS FIS FIS FIS FIS FIS FIS	IDL Unkno> EIDLE <	28 Unkno> EDDLE No_SL> No_SL> No_SL> No_SL> No_SL> FTS FTS FTS	Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn D	Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned
4	Unkno> Unkno> FTS FTS FTS FTS FTS FTS FTS FTS FTS FTS	63 Unkno> Unkno> No_SL> No_SL> No_SL> No_SL> No_SL> FTS FTS CON FTS FTS	Unkno> Unkno> EDLE FTS FTS FTS FTS FTS FTS FTS FTS FTS FTS	Unkno> ESI Unkno> ESI Unkno> No.DL> No.SL> COM FTS FTS COM FTS FTS	Unkno> K28-41 EIDLE EIDLE -	4FI Unkno> ETDLE ETDLE ETDLE Unkno> ETDLE ETDLE ETDLE ETDLE CON FTS FTS FTS FTS FTS FTS FTS FTS FTS FTS	IDL Unkno> EIDLE EIDLE -	28 Unkno> Unkno> EDLE No_SL> No_SL> No_SL> No_SL> No_SL> FTS FTS FTS FTS	Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn D	Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned
4	Unkno> Unkno> FTS FTS FTS FTS FTS FTS FTS FTS FTS FTS	83 Unkno> Unkno> No_SL> No_SL> No_SL> No_SL> CON! FTS FTS FTS CON	Unkno> Unkno> EDDLE CON FTS FTS FTS FTS FTS FTS FTS FTS FTS FTS	Unkno> ESI Unkno> ESI Unkno> No_DL> No_DL> No_SL> CON FTSI FTS FTS FTS FTS FTS	Unkno> K28,41 EIDLE EIDLE No_SL> COM FTS FTS FTS FTS FTS FTS FTS FTS	4F: Unknox EIDLE E	IDL Unkno> EIDLE <	28 Unkno> EDDLE No_SL> No_SL> No_SL> No_SL> No_SL> FTS FTS FTS	Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn D	Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned
4	Unkno> Unkno> FTS FTS FTS FTS FTS FTS FTS FTS FTS FTS	63 Unkno> Uno SL> No SL> COM FTS FTS FTS FTS COM	Unkno> Unkno> Unkno> EIDLE FTS FTS FTS FTS FTS FTS FTS FTS FTS FTS	Unkno> ES: Unkno> ES: Unkno> No_DL> No_DL> No_DL> TS: FTS: FTS: FTS: FTS: FTS: FTS: FTS:	UNRNO> K33.41 EIDLE EIDLE NO_SL> COM FTS FTS FTS FTS COM FTS FTS COM FTS FTS COM	4F: Unkno> EDLE EDLE CON FIS FIS FIS FIS FIS FIS FIS FIS	IDL EIDLE EIDLE	28 Unkno> Unkno> EIDLE No_SL> No_SL> No_SL> No_SL> No_SL> COM FTS FTS COM FTS FTS	Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn D	Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned
4	Unkno> Unkno> COM FTS FTS FTS FTS FTS FTS FTS FTS FTS FTS	63 NO,SL> NO,SL> NO,SL> NO,SL> NO,SL> COMI FTS FTS FTS FTS FTS FTS FTS FTS	Unkno> Unkno> Unkno> EIDLE CON FTS FTS FTS FTS FTS FTS FTS FTS FTS FTS	Unkno> ES: Unkno> ES: Unkno> No_DL> No_DL> No_DL> COM Unkno> FTS: FTS FTS FTS FTS FTS FTS FTS FTS FTS	No.SL> COM FTS COM FTS	4F: Unkno> ETDLE ETDLE ETDLE Unkno> CON FTDLE ETDLE CON FTD FTD FTD FTD FTD FTD FTD FTD FTD FTD	IDL ETDLE ETDLE ETDLE Image: State of the stat	28 Unkno> Unkno> ELDLE No_SL> No_SL> No_SL> No_SL> No_SL> No_SL> No_SL> FTS FTS FTS FTS FTS FTS FTS		Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned Televice
4	Unkno> Unkno> FTS FTS FTS FTS FTS FTS FTS FTS FTS FTS	63 Unkno> Uno SL> No SL> COM FTS FTS FTS FTS COM	UNKNO> UNKNO> EIDLE FIS FIS FIS FIS FIS FIS FIS FIS FIS FIS	Unkno> ES! Unkno> ES! Unkno> No_DL> No_DL> No_DL> TS! FTS! FTS! FTS FTS FTS FTS FTS FTS FTS FTS FTS FTS	UNRNO> K33.41 EIDLE EIDLE NO_SL> COM FTS FTS FTS FTS COM FTS FTS COM FTS FTS COM	4F: Unkno> EDLE EDLE FTS FTS FTS FTS FTS FTS FTS FTS FTS FTS	IDL EIDLE EIDLE <t< td=""><td>28 Unkno> Unkno> EIDLE No_SL> No_SL> No_SL> No_SL> No_SL> COM FTS FTS COM FTS FTS</td><td>Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn D</td><td>Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned </td></t<>	28 Unkno> Unkno> EIDLE No_SL> No_SL> No_SL> No_SL> No_SL> COM FTS FTS COM FTS FTS	Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn D	Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned
4	Unkno> Unkno> FTS FTS FTS FTS FTS FTS FTS FTS FTS FTS	63 Unkno> Uno SL> No SL> No SL> COM FTS FTS FTS COM FTS FTS FTS COM	Unkno> Un	Unkno> ES: Unkno> ES: Unkno> No.DL> No.SL> COM FTS: FTS COM FTS FTS FTS FTS FTS FTS FTS FTS COM	No.sl.> CON FTS	4Fi Unkno> EDLE EDLE FTS FTS FTS FTS FTS FTS FTS FTS FTS FTS	IDL Unkno> EIDLE <	28 Unkno> Unkno> EIDLE NO_SL> NO_SL> NO_SL> NO_SL> NO_SL> NO_SL> NO_SL> FITS FITS FITS FITS FITS COM FITS FITS FITS COM	Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn D	Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned Not Aligned Terrison Ter
4	Unkno> Unkno> FTS FTS FTS FTS FTS FTS FTS FTS FTS FTS	63 Unkno> Unkno> Unkno> Unkno> Unkno> Cok No,SL> No,SL> No,SL> No,SL> No,SL> No,SL> No,SL> Cok FTS FTS FTS FTS FTS FTS FTS FTS	Unkno> Unkno> Unkno> EIDLE CON FTS FTS FTS FTS FTS FTS FTS FTS FTS FTS	Unkno> ES: Unkno> ES: Unkno> No_DL> No_DL> No_DL> No_DL> FIS: FIS FIS FIS FIS FIS FIS FIS FIS FIS FIS	UNKNO> KCS.41 EIDLE EIDLE 	4F: Unkno> ETDLE ETDLE ETDLE Unkno> CON FTDLE ET	IDL EIDLE EIDLE <t< td=""><td>28 Unkno> Unkno> ELDLE -</td><td>Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn D</td><td>Not Aligned Not Aligned</td></t<>	28 Unkno> Unkno> ELDLE -	Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn D	Not Aligned Not Aligned

Figure 1. Illustrates the process to transition from L0 to L1. Link entering L0s at 5.0Gb/s.

Since L0s is meant to be a low latency, fast recovery state and independent of what the other direction is doing, the system does not need to prepare or do any communication with any other device. L1 on the other hand is more complicated but it saves more power than L0s.

Using the Tektronix Logic Protocol Analyzer

As the link exits electrical idle, FTS are transmitted. The number of FTS that will be transmitted is determined during link training. If the analyzer was unable to lock to the data as the link exited from electrical idle, the TLP Configuration Read packet would not be acquired by the analyzer and it would be impossible to verify that the register value in the packet was the incorrect register. In the example illustrated in Figure 1 over 1.1µs passed between the last transaction (in this case a Training Sequence 2 or TS2) and L0s entry. The link was in L0s for 2.9µs before starting to wake up. From the Upstream TS2 (see Figure 2) we know that the Downstream needs to send 31 FTS to recover from L0s and in this case the Tektronix Logic Protocol Analyzer captured 29 of them.

TS2
Link No: O Dec
Lane Ordering:
0, 1, 2, 3, 4, 5, 6, 7
N_FTS: 31 Dec
Data Rate ID: 06 Hex
Gen 1 rate supported
Gen 2 rate supported
Training Control: 00 Hex
Hot Reset: De-assert
Disable Link: De-assert
Loopback: De-assert
Disable Scrambling: De-assert
Compliance Receive: De-assert
TS2 Identifier
TS2 Identifier
TS2 Identifier
TS2 Identifier
TS2 Identifier

Figure 2. TS2 from the Upstream

Downstream		Upstream
	l	Begins L1 transition process. Accumulates minimum credits and blocks scheduling of new TLPs Waits to receive Ack for last TLP. PM_Enter_L1 DLLPs sent repeatedly.
Blocks scheduling of new TLPs.	L	
		Waits for PM_Request_Ack DLLP, acknowledging the PM_Enter_L1 DLLP.
Receives acknowledgment for last TLP.		
Sends PM_Request_Ack DLLP repeatedly until it sees electrical idle.		
		Sees PM_Request_Ack DLLP, disables DLLP, TLP transmission and brings Physical Layer to electrical idle.
Completes L1 transition: disables DLLP, TLP transmission and brings Physical Layer to electrical idle.		

Table 1. Transaction flow for a transition into L1.

Using the Tektronix Logic Protocol Analyzer

Figure 3 shows the start of the transition from L0 to L1. First you can see the Upstream send an Update Flow Control packet. Once it completes the last Completion with Data and receives the Acknowledge, it starts sending out repetitive requests to go to L1. During the time that it takes to go from Figure 3 to Figure 4 the Downstream finally responds and within two packets the Upstream goes to L1 indicated by a blue line at the gap. The downstream then sends a few more L1 acknowledges before dropping to L1 itself.

TLA Timestamp		Link	PacketType	STP_Seq	AckNak_	Fmt	T
004:742:741	+	SA 1_Up	Ack		0x81F		
004:742:792	+	SA 1_Up	UpdateFC-NP				
004:743:051	+	SA 1_Up	CpID	0x0672		0x2	0)
004:743:347	+	SA 1_Dn	Ack		0x672		
004:744:148	+	SA 1_Dn	MRd(32)	0x0820		0x0	0>
004:744:169	+	SA 1_Up	PM_Active_State_Request_L1				
004:744:181	+	SA 1_Up	PM_Active_State_Request_L1				
004:744:182	+	SA 1_Up	PM_Active_State_Request_L1				
004:744:183	+	SA 1_Up	PM_Active_State_Request_L1				
004:744:184	+	SA 1_Up	PM_Active_State_Request_L1				
004:744:196	+	SA 1_Up	PM_Active_State_Request_L1				
004:744:197	+	SA 1_Up	PM_Active_State_Request_L1				
004:744:198	+	SA 1_Up	PM_Active_State_Request_L1				
004-744-100	1	SA 1 Un	DM Active State Dequest I 1				

Figure 3. Start of the transition into L1.

Using the Tektronix Logic Protocol Analyzer

TLA Timestamp		Link	PacketType	STP_Seq	AckNak_	Fmt	TC
004:744:638	+	SA 1_Up	PM_Active_State_Request_L1				
004:744:639	+	SA 1_Up	PM_Active_State_Request_L1				
004:744:640	+	SA 1_Up	PM_Active_State_Request_L1				
004:744:641	+	SA 1_Up	PM_Active_State_Request_L1				
004:744:643	+	SA 1_Dn	PM_Request_Adk				
004:744:645	+	SA 1_Dn	PM_Request_Adk				
004:744:658	+	SA 1_Dn	PM_Request_Adk				
004:744:660	+	SA 1_Dn	PM_Request_Adk				
004:744:673	+	SA 1_Dn	PM_Request_Adk				
004:744:675	+	SA 1_Dn	PM_Request_Adk				
004:744:692	+	SA 1_Dn	PM_Request_Adk				
004:744:693	+	SA 1_Dn	PM_Request_Adk				
004:744:707	+	SA 1_Dn	PM_Request_Adk				
004:744:708	+	SA 1_Dn	PM_Request_Adk				
004:744:722	+	SA 1_Dn	PM_Request_Adk				
004:744:723	+	SA 1_Dn	PM_Request_Adk				

Figure 4. The downstream responding to the L1 request

Summary

ASPM continues to be one place where a lot of debug issues are showing up. With the demand for ASPM going up the need for a tool that can accurately capture these events goes up. Measurement tools, ranging from real-time oscilloscopes to logic protocol analyzers and signal sources, help engineers deal with PCI Express measurement challenges. These solutions deliver the performance to capture, display, and analyze the most complex serial signals. Thanks to these innovative, automated tools, engineers can perform debug and validate designs quickly and easily which enables faster time to market.

Copyright © 2011, Tektronix. All rights reserved. Tektronix products are covered by U.S. and foreign patents, issued and pending. Information in this publication supersedes that in all previously published material. Specification and price change privileges reserved. TEKTRONIX and TEK are registered trademarks of Tektronix, Inc.All other trade names referenced are the service marks, trademarks or registered trademarks of their respective companies.