

Clock Recovery Primer, Part 2

Primer



Table of Contents

Abstract	3
9. Loop Types and Orders	3
Notes on Type II Loops ^[1]	
Example SOTII Transfer Function	
Notes on Type I Loops ^[1]	
Notes on Responses	
10. Survey of Clock Recovery Used in Selected	
Standards	7
Example Measured Loop Responses Suitable for	_
Different Standards	8
11. Spread Spectrum Clocking	10
Frequency Domain View of SSC	11
SSC and Clock Recovery	11
Example Measurements (1)	12
Example Measurements (2)	14
12. Testing Clock Recovery Using Stress	15
Jitter Tolerance Testing and Loop Response	16
BUJ Testing and Clock Recovery	16

13. The Effect of Trigger Delay in Measurements Conclusions	18
Practical Consequences	19
14. Clock Scheme Notes (1): Distributed	20
15. Clock Scheme Notes (2): Clock Domains in Embedded Clock Systems	22
Impact on Test	
Loop Back Testing	23
Summary	24
Acknowledgements	24
References	25

Abstract

Clock recovery is a common part of many measurements, whether as part of the test setup or part of the device under test. We're going to look at clock recovery from a practical point of view, with emphasis on how it affects measure-ments. This document closely mirrors the poster "The Anatomy of Clock Recovery, Part 2" and picks up where the paper "Clock Recovery Primer, Part 1," left off.

9. Loop Types and Orders

Phase lock loops in systems are often complex, and based on digital architectures that are impossible to model. However, standards tend to use simpler analog PLLs as models to communicate the behavior expected. A very high level summary of types and orders follows. Much more detail can be found in references [1], [2], and [3].

Notes on Type II Loops^[1]

Second Order, Type II (SOTII)

- The vast majority of clock recovery loops are either based on SOTII loops, or are designed to be approximately second order.
- The mathematical expression of the transfer function can be of the form shown in the section below. The order is taken from the highest power of 's' in the denominator (second order, as s² in the equation)
- Many of the important properties of loop behavior relate to the Type of the loop, rather than the order.
 - The type refers to the number of pure integrators in the loop.
 - The VCO itself has an integrating effect. A Type II loop as discussed in this section is one with a perfect integrator in its loop filter in addition to the VCO.
 - The Order can never be less than the Type.
 - A loop can have other, non-integrating filtering in the loop, which does not affect the Type but can increase the Order.
- SOTII are unconditionally stable for all values of loop gain.
- Damping factor ζ (zeta) only applies to second order loops.
 - All SOTII loops have some degree of peaking, even for very highly damped systems.
 - Peaking of less than 0.1 dB requires a damping factor of >4.4
 - Damping factors less than 0.5 have excessive overshoot in their transient responses.


- SOTII H(jω) asymptotically rolls off at -6 dB/octave (-20 dB/ decade)
 - Different slopes are produced for PLLs of different Orders
- SOTII Error (1 H(jw)) asymptotically rises at +12 dB/octave (+40 dB/decade)
 - Different slopes are produced for PLLs of different Types

Example SOTII Transfer Function

 $s = \sigma + j\omega$ Transform complex variable of a Laplace transform (Tutorial in Appendix B of Reference [2])

H(s)= closed loop transfer function

$$H(s) = \frac{K_d K_o (s\tau_2 + 1)/\tau_1}{s^2 + sK_d K_o \tau_2/\tau_1 + K_d K_o/\tau_1}$$



Notes on Type I Loops^[1]

- Varieties:
 - Can be a VCO on its own (single integrator) with just a gain block between phase detector and VCO (First Order)
 - Can be a VCO and a loop filter that is not a perfect integrator (Second Order, Type I). This variety is often used in telecom repeater applications.
- It is difficult to go back in history to the formation of many standards, but it is likely that when 'Type I' is specified in a standard, a Type I Second Order with a simple single pole filter is being referred to ((diagram b) in the following graphs).

Primer




Figure 19. Showing the relationship between H(s) and E(s), also known as (1 – H(s)).

Notes on Responses

- The transfer response, H(s) shows the jitter the loop tracks. E(s) shows the jitter the loop does not track. H(s) and E(s) are complex quantities. E(s) = 1 - H(s).
- Conceptually, E(s) shows the amount H(s) deviates from 1, or the 0 dB line on the graph. This is a crude approximation to aid understanding the true result involves both phase and magnitude in the calculation. For example, peaking may be present in one amplitude response that may not be present in the other.
- The graphs in Figure 20 show magnitude information only.





Figure 20. Conceptual view of the behavior of different types and orders of PLL.

Standard		Data Rate (Gb/s)	Commno Clock Divide Ratios	Loop Bandwidth (MHz)	Peaking (dB)	Slope	Clock Type	Spread Spectrum Clocking	Notes	
Ethernet 10 Gb/s Ethernet Transmitter Test		10.2125		≤4		-20dB/decade	Embedded	No		
	XAUI		3.125		1.875					
Fibre Channel	1X		1.063	10	0.638	0.3 max	-20dB/decade	Embedded	No	
	2X		2.12	20	1.275	0.3 max				
	4X		4.25	40	2.550	0.3 max				
	8X		8.5	80	5.100	0.3 max				
OIF CEI	6+ Gb/s		4.976 to 6.375		3.6 (f _{baud} /1667)	0.1 max	-20dB/decade Emb	Embedded	No	8MHz for most tests for ITU applications, BW/1667 other. Minimum of 4 MHz for stress testing in one case.
	11+ Gb/s		9.95 to 11.1		8, ITU 6 (f _{baud} /1667) other	•				
SATA	Gen 1	250UI	1.5	15	3.000			Embedded	Yes	$\begin{array}{l} \mbox{Gen 1 \& 2 categories:} \\ $$'I'$ (internal, hard drives etc.) and $$'m'$ (medium reach) use $$f_{baud}/500$ and $$f_{baud}/10$ for Gen 2 and $$250UI$ and $$5UI$ for Gen 1. \\ \end{array}$
(See note +)		f _{_baud} /1667			0.900	2.09 - 1.25dB*	Type 2			
		5UI			150.000					
	Gen 2	f _{Baud} /500	3 30	6.000	2.09 - 1.25dB*	Type 2	-		*Implied: spec'd as damping factor of 0.707 min to 1.00 max - conversion taken from [1]. +Loop bandwidths spec'd with transition density of 1 (100% or 1010101 pattern). Assumption is that loop bandwidth will change proportionally as transition density reduces.	
		f _{baud} /1667		1.800	2.09 - 1.25dB*	Type 2				
		f _{baud} /10		300.000	2.09 - 1.25dB*	Туре 2				
SONET/SDH	0C12/STM-4		0.622		0.250		-20dB/decade	Embedded	No	
	0C48/STM16		2.488		1.000					
	0C192/STM-64		9.95		4.000					
XFP/XFI	XFP/XFI	Receiver Test	9.95-11.2	64	8.000	0.1 max		Embedded	ed No	
		Transmitter Test			4.000	0.1 max	-20dB/decade			
Fully	FB-DIMM1 FB-DIMM2		3.2, 4.0	24	11 to 33	0.5 to 3	2nd Order Distr	Distributed	Yes -Transmitter Test: Full SSC swing -Receiver Test: 0.06 UI swing	
Buffered DIMM			4.8	24	11 to 22					
			4.8, 6.4, 8.0, 9.6	Forwarded Clock	11 to 22	0.5 to 2				
PCI Express	1		2.5	25	1.500		1st order with Distribute -20dB/decade	Distributed	Distributed Yes, Optional. -Receiver Test 65 ps pk-pk swing	
			5	50	5 to 16 8 to 16	Up to 1dB Up to 3dB	1st or 2nd order			
SAS (See note +)	Gen 1	f _{baud} /1667	1.5	15	0.900	0.3dB	1st order (single pole)	Embedded	Optional	+Loop bandwidths spec'd with transition density of 1 (100% or 1010101 pattern).
	Gen 2	f _{baud} /1667	3	30	1.800	0.3dB	1st order (single pole)			Assumption is that loop bandwidth will change proportionally as transition density reduces.

Figure 21. Clock recovery in standards.

10. Survey of Clock Recovery Used in Selected Standards


Note: Standards are often ambiguous and open to interpretation. This summary is not a substitute for time taken reading and understanding the original document, including footnotes. Note that Serial ATA specifies the peaking in terms of a damping factor range. Figure 22 shows a plot of how damping factor and peaking relate to each other.



Damping Factor vs. Peaking for Second Order, Type II PLLs

Figure 22. Relating the damping factor of a SOTII loop to peaking.

Note that Serial ATA specifies the peaking in terms of a damping factor range. Figure 22 shows a plot of how damping factor and peaking relate to each other.







Figure 23. Ethernet and Fibre Channel.






Example Measured Loop Responses Suitable for Different Standards

The graphs in Figures 23 through 30 show some measured example responses for different standards.








Notes:

- 1. Ripple at high loop bandwidths in these graphs is a feature of the measurement system rather than the loop.
- 2. The reference (dotted) lines are placed in identical positions in each graph to aid comparison.






Figure 27. Serial ATA Gen 2, f_{baud}/500.






Figure 29. XFP/XFI.




Figure 30. OIF CEI 6G+.




Figure 31. Looking at SSC in the frequency/time domain (A), the phase/time domain (B) and the phase magnitude/frequency domain (C).

11. Spread Spectrum Clocking

Spread Spectrum Clocking is a requirement in Jedec's Fully Buffered DIMM and SATA-IO's Serial-ATA. It is an optional part of PCI Express, and Serial Attached SCSI (SAS). The aim is to spread the energy of the clock (and therefore data) over 0.5% of the frequency band, so the average power at a given frequency in the spectrum becomes lower. This helps products to comply with regulatory requirements for radiated and conducted emissions. The standards listed above have the same specification requirement: Movement from +0% to -0.5% of the nominal data rate frequency. The modulation rate should be in the range not exceeding 30 kHz to 33 kHz. The data rate frequency excursion is also sometimes referred to in parts per million (ppm). The -0.5% excursion above equates to a -5000 ppm downward modulation. Sometimes lower excursions are employed, for example -3000 ppm. The exact waveform shape is not specified, but commonly is triangular in the frequency domain, parabolic in the phase domain.




Figure 32. D, E, F, G are views of 5000 ppm SSC measured on an RF spectrum analyzer.

A, B and C are three schematic views of Spread Spectrum Clocking. The phase detector in clock recovery responds to changes in phase, making B and C the most appropriate to visualize how it reacts to an SSC signal. For most engineers, the frequency domain is an easier place to start than the phase domain, and measurements D/E and F/G may be helpful.





Figure 33. Understanding how the effect of SSC relates to loop responses.

Frequency Domain View of SSC

A 101010 pattern viewed with SSC switched off (D) and on (E) is shown (Figure 32 upper). The ~12 dB reduction in average power is the reason why this form of modulation is popular in reducing measured electromagnetic emissions (EMI) in equipment. Note that it is only the measured (average) power that is reduced — the instantaneous power is the same in both cases. Measurements F and G are the same setup but with the pattern changed from 101010 to a valid Serial ATA test pattern, HTDP (High Transition Density Test Pattern).

SSC and Clock Recovery

For a receiver to successfully track out SSC, it must be able to track the modulation, including its harmonics. The lower diagram (H) shows the loop error response (not to scale) with the SSC phase spectrum reflected down onto it. The loop must track the modulation sufficiently that significant eye closure does not occur. This is a situation where trigger delay is particularly important, as it could easily lead to a closed eye. See Section 13 of the poster, "Anatomy of Clock Recovery, Part 2."



Baseline measurement configuration

Figure 34. The experimental setup for Measurement 1, showing the clock recovery instrument and analyzer with baseline cabling.

Example Measurements (1)

A 3 Gb/s signal with and without SSC was measured using a clock recovery instrument and an analyzer. Here we are going to look at the effect of loop bandwidth and cable delay on eye measurements. Data paths were differential.

Cable Leengths	SSC State	Loop Bandwidth	Еуе	Comment
Clock 0.15m Data 2m Clk	No SCC	6 MHz	Eye Jitter (pp): 64.1ps	This shows the eye quality out of the test device. The difference in cable lengths is not significant in this measurement.
Cik2m	5000 ppm SSC		Eye Jitter (pp): 67.9ps	Switching in SSC, extra jitter is apparent. A wide loop bandwidth means that the SSC is mostly tracked correctly, ad so is hardly apparent in the eye.
		1.8 MHz	Eye Jitter (pp): 88.6ps	Making the loop bandwidth narrower means that the SSC is tracked lesss well, resulting in more observed jitter.
Clock 1m Data 0.2m Clk			Eye Jitter (pp): 130ps	Clock recovery systems have some inherent delay. As discussed in other sections, unequal delays between measurement channel and trigger will cause jitter to be seen that otherwise would be tracked out. The measurements above had high quality Gore cables inserting extra delay in the data path to reduce the overall effect. Reversing this and
Clk				having more delay n the clock path causes more jitter to be displayed on the analyzer.

Figure 35. Varying loop bandwidth and cable lengths when viewing an SSC signal.




Figure 36. Using the clock recovery instrument to show behavior of the loop.



Example Measurements (2)

In this example, a signal with SSC was measured with a clock recovery instrument (A). Outputs on the rear panel of the instrument provide monitoring points to view the loop behavior. When viewed on a low bandwidth, real time oscilloscope, the traces in B were obtained. The triangular waveform characteristic of the common form of SSC is clearly visible in the lower trace. The yellow waveform displays the difference in phase between data input and clock recovery output; shown is the response to a ramp in frequency, first positive then negative, as expected from a second order Type 2 PLL setting.

A similar setup was used to measure the output of a Serial ATA disk drive purchased in a local store. As can be seen in a captured waveform of C, and magnified in D, an abnormality is clearly visible with the drive. A glitch is occurring approximately every 100 periods or so. Although this glitch is within the allowed deviation for a SSC signal, it would be very likely to cause higher than expected jitter in the data waveform, resulting in poorer BER performance for the drive.




Figure 37. A glitch evident in the SSC signal from a commercial SATA drive that could cause a BER problem.




Figure 38. Relating stress types to typical loop bandwidths, and some common causes of system interferences.

12. Testing Clock Recovery Using Stress

Figure 38 maps loop bandwidth alongside some common stress testing impairment types. It also shows some

impairments that are often present in a real system. Inter Symbol Interference (ISI) is not shown. Arising from bandwidth limitations often present in channels, it is considered high frequency Data Dependent Jitter, and its interaction with clock recovery can be subtle.




Figure 39. Understanding how jitter tolerance templates relate to loop responses.

Jitter Tolerance Testing and Loop Response

One element of receiver jitter tolerance testing in most standards is the application of sinusoidal jitter (SJ) of different frequencies and magnitudes. This is usually to a template such as (1) in Figure 39, where many unit intervals of jitter are applied at low frequency, and at high frequency a lower amount — usually less than half a unit interval (UI).

The lower graph shows the loop's error response — the jitter that is not tracked. In the lower frequency region (a), as long as the applied jitter magnitude at a given frequency is sufficiently tracked by the loop response, then no serious eye closure will occur. At high frequency, there is essentially no jitter tracking (b). The position of the knee in either curve relative to the other is obviously critical. So is the slope of the error curve, and any peaking that may be present (c).

BUJ Testing and Clock Recovery

Bounded Uncorrelated Jitter (BUJ) is a type of jitter modulation used in standards such as OIF CEI^[6], and optionally Fibre Channel^[5]. It involves modulating clock and data edges with a band-limited PRBS signal. It is intended to emulate effects such as interference and crosstalk in the system. One of the aims in a test environment is to introduce well controlled impairments with predictable effects. As can be seen in the stress table, most stress impairment types either operate above the tracking region of clock recovery, or are used to deliberately probe clock recovery (SJ). BUJ is in a grey area, where it can have some subtle interactions with clock recovery.

The BUJ graphic in the stress table assumes a 2 Gb/s PRBS-7 modulation. The lower end of the spectrum is around 15 MHz, above the loop bandwidth. As described in some standards, such as OIF CEI, BUJ is aggressively low pass filtered at between 1/10th and 1/20th of the modulation data rate, and has additional wider band low pass filtering approaching the modulation rate. The aim is to keep the distribution well controlled and bounded. A short PRBS pattern at a high modulation rate is fairly benign.

To show how the situation gets more complex, this discussion uses simulations of a low pass filtered 10 Gb/s PRBS-15 modulation. Figure 41 shows a section of the 32,767-bit pattern, displayed as edge deviations from positions they would have if they were unjittered (0 on the graph). The same data is also plotted as a Probability Density Function (PDF) on the right hand side.

The first graph shows a typical BUJ modulation behavior coming from the hypothetical pattern generator. The over filtering of the BUJ modulation pattern causes the edge deviations shown. The PDF has the intended sharp roll off shoulders and a well behaved, bounded distribution.

Passage of the signal through clock recovery has the effect of tracking low frequency jitter, and not tracking high frequency jitter. When the recovered clock signal is compared with the jittered data signal at a receiver or test analyzer, low frequency components are tracked, and net out. High frequency components of the jitter do not. The net effect is a high pass filtering of the jitter. For signals with appreciable spectral components below the loop bandwidth of the clock recovery in use, the effect is very like baseline wander. This can be clearly seen in graph 2, comparing the signal to dotted reference lines 'b,' and then the same for Graph 1 and dotted lines 'a.' The result is tails appearing in the PDF (well behaved and bounded in 'c', low probability tails visible in 'd'). When such a result is convolved with real world random jitter, the result can be infrequently occurring events that cause repeatability issues in measurements.




Figure 40. The conceptual measurement setup that was used to model the results in Figure 41.




Figure 41. Modeling of a particular combination of BUJ parameters and its interaction with clock recovery.

These effects arise when there is significant energy inside the loop bandwidth. The example, using a BUJ modulation of PRBS 15 at 10 Gb/s, has modulation spectral components starting at 300 kHz, well inside the loop bandwidth of the clock recovery used. BUJ modulation with longer patterns

(for example, PRBS 31) would make this effect considerably worse, as would use of low modulation rates such as 100 Mb/s. Shorter patterns repeat frequently and do not have long tails, so have less effect even at low modulation rates.




Figure 42. Two thought experiments that illustrate how delay can cause the amplification or cancellation of jitter.

13. The Effect of Trigger Delay in Measurements

Imagine an experiment set up as shown in Figure 42. We will use this to show the effect of Trigger Delay.

Conclusions:

- A fixed delay in the measurement system could cause additional apparent jitter to be measured.
- The additional jitter magnitude is dependent upon the jitter frequency relative to the amount of delay.

Sine jitter modulation of data






Figure 43. Most test equipment has delay already built into it.





Graph A: Jitter Multiplier for increasing modulation frequencies, shown for three different trigger delays

Practical Consequences

Most test equipment has a delay on the trigger path relative to the measurement path inside the analyzer. The effect can become visible when measuring clock recovery circuits, as we'll see. First, let's look at how the delay effect behaves.

At low modulation frequencies, the delay difference is small compared to the period of the modulation. As the frequency increases, the delay becomes a more significant percentage of the period, and the equipment induced jitter becomes larger, until it peaks by effectively doubling the measured jitter. The overall effect is shown in Graph A over many modulation frequency decades. The scale is logarithmic in frequency. Because the interferometric effect is sinusoidal, it periodically dips to zero (as discussed above). Graph B is a magnified version, showing the area relevant to typical CDR measurements. In these graphs, cases are shown for equipment delays of 5, 24, and 40 ns. These equate to the BERTScope intrinsic delay, and two delays associated with sampling oscilloscopes, respectively.

Figure 44. Two views of trigger delay, on different scales. 'A' shows a log scale, 'B' a linear scale showing the area where normal loop bandwidths fall.




Figure 45. A simple distributed clock system.

14. Clock Scheme Notes (1): Distributed

Up to now, we have primarily looked at systems where the clock is derived from the data stream. PCI Express^[12] and Fully Buffered DIMM^[11] are two systems where the architecture uses a distributed clock routed to each end of the communication link to time data. PLLs are used on the transmit and receive ends to multiply up the reference clock, and some behaviors unique to distributed systems are discussed here. Significantly more rigor can be found in Reference [14].

A lower frequency reference clock is distributed to each IC in this example at 100 MHz. This reference clock will have jitter on it, for example from the phase noise of the originating

crystal. It might also have Spread Spectrum Clocking (SSC). The clock is multiplied up within each IC, and used to clock transmit and receive functions. Each PLL will have a loop response, and providing PLL 1 and 2 have identical behavior, jitter on one should be tracked exactly by the other, such that the receiver sees no net effect. Reality tends to be more complex.

Even for devices manufactured with the same design, fabrication process, and manufacturing lot, it is virtually impossible to get identical loop responses. It is also difficult to ensure identical path lengths between and within ICs, so the equivalent of the trigger delay discussed earlier can be an issue. We're going to look at how the jitter is affected through the system.




Figure 46. Modeled transfer function responses for the system of Figure 46.

Modeling of the effect of two different PLL responses combined is shown in the graph. Each individual PLL needs to track the reference clock jitter, and the difference in the way they track determines the system's reference clock jitter rejection. The effect at the receiver depends on not only the loop bandwidths, but also whether the higher of the two loop bandwidths is located at the receiver or transmitter end. The difference between the two loop bandwidth locations is significant in the amount of jitter tracking, or jitter rejection, obtained.




Figure 47. Different path lengths to the receiver will cause the cause the equivalent of trigger delay.

As mentioned above, if clock path lengths are unequal in the system, then an equivalent of the trigger delay will be apparent in the receiver jitter. This has the effect of moving the combined response graph up, increasing the jitter seen by the receiver. For PCI Express, the path length mismatch is limited to a maximum of 30 ns.

Figure 48. Clock domains in a system

15. Clock Scheme Notes (2): Clock Domains in Embedded Clock Systems

Embedding the clock into data is a common method of ensuring that accurate recovery of the transmitted data stream is achieved at the receiver. Once achieved, however, there is the problem of having a system running at one clock rate, and an incoming bit stream running at a slightly different rate. Somehow the data must be reclocked to match the receiveend system. In some architectures, such as SONET/SDH, a large amount of effort is made to try to keep all clocks in the system as closely matched as possible. This is achieved by distributing a highly accurate system clock based on GPS (Global Positioning Satellite), or local clocks based on Rubidium or similar standards. Other architectures assume more dissimilarity in clock rates to keep costs and complexity down. In either case, eventually the system must deal with the mismatch. Usually this is done by waiting until the difference becomes more than one bit, or one frame, and then inserting or deleting bits or characters. Often the system protocol will insert characters (or 'fill words') that can be sacrificed at the receiver, or the protocol will allow the receiver to insert ones of its own, if required, without disturbing the meaning of the data.

Impact on Test

Protocol based test equipment is usually set up to deal with inserted or deleted characters, and is able to recognize the underlying information. Physical layer test equipment is sometimes more limited, requiring patterns to conform exactly to an unchanging, known sequence that repeats. Extra or missing bits can throw the whole process off, causing the equipment to think errors have occurred.

A similar effect can occur in a system's management of baseline wander — that is, the way a system can be thrown off by AC coupling and long runs of identical bits, causing the average signal voltage to drift until bit errors occur. In this case, protocol schemes often have two versions of each valid character, and will decide to send the one that most effectively counteracts any baseline wander ('running disparity'). The protocol intelligence at the receiver has no problem with recognizing either version as being correct, but again, this violates the need for an unchanging bit pattern in some test equipment.

In some test scenarios, it is possible to place the system in a test mode where a known pattern is sent or received, for example a PRBS-7, and protocol functions disabled. This makes physical layer testing easier, but is not always possible. This can be the case for operating network systems where the protocol cannot be turned off, or some transceivers in loop back mode.

Some test equipment can make some parametric measurements without the need for repeating patterns (sometimes called 'Live Data Options' or equivalent, on BERT equipment). This can be very effective at examining physical layer problems, but will be blind to protocol mistakes and bit errors that occur in a receiver but are cleaned up and resent by a transmitter as bits that are healthy, but wrong.




Figure 49. Test setup designed to cause the receiver and line card clock domains to be at the same frequency, and therefore avoiding fill word insertions or deletions.

Loop Back Testing

Often it is possible to perform loop back testing so that a signal sent into a receiver is looped back to become the output of the transmitter (Figure 49). It does not always follow that the data will be identical, however. As mentioned above, mismatches in clock rate can still cause fill word changes that might upset test equipment. A possible test scenario to get around this is shown below. The aim is to create a situation where the transmitter and receiver clock domains are absolutely identical, negating the need for domain rate matching.

- Recovering clock from the line card creates a clock at an identical frequency to the master reference to which the incoming data will be compared.
- Clocking the pattern generator with this ensures that the elastic buffer has no necessity to insert or delete fill words or bits.

- Error Detector pattern should be the same as the pattern sent out by the Pattern Generator.
- This is most likely to be successful if loop back is implemented as close to the transmitter and receiver blocks as possible, to avoid possibilities of logical (protocol) or SONET system errors being introduced from faults that fall outside the scope of parametric testing, or overhead changes such as readdressing being imposed.

Many standards, such as Ethernet and Fibre Channel, use the same coding schemes (known as 8B/10B), and have standardized test patterns described in MJSQ^{[15].} Patterns with names beginning with 'C,' such as CJTPAT and CRPAT, are termed 'compliant' in that they form valid frames that should fool equipment under test.

Summary

We have seen that clock recovery is increasingly common in systems and test setups. It can be a mistake to assume that you are 'just deriving a trigger,' for example, without considering the effect that trigger signal might be having on the measurement.

The two Clock Recovery Primer documents have covered considerable ground in the arena of clock recovery. It has been surprising how complex some of the topics explored turned out to be. The reader is encouraged to consult the references for detailed information, as most topics have been dealt with at a conceptual, shallow level only.

Acknowledgements

Considerable help has been generously given by the following people:

- Floyd M. Gardner
- Eric Kvamme, Hollis Poche, Maxtor Corporation
- Harvey Newman, Infineon Technologies
- Stretch Camnitz, Avago Technologies
- Mark Marlett, LSI Logic
- Ransom Stephens, Teraspeed Consulting
- John Calvin, Tektronix
- Gerry Talbot, Advanced Micro Devices

References

- Gardner, Floyd M. 2005, 3rd Ed. Phaselock Techniques. New Jersey, John Wiley & Sons Inc. The original and definitive textbook on PLLs. Revised edition has much improved introductory chapters.
- [2] Best, Roland E. 2003, 5th Ed. Phase-Locked Loops, Design, Simulation and Applications. New York, McGraw-Hill. Includes instructive PLL simulation software on CD-ROM.
- [3] Kroupa, Venceslav F. 2003. Phase Lock Loops and Frequency Synthesis. John Wiley & Sons, Ltd., United Kingdom.
- [4] 10 Gigabit Ethernet and XAUI: search on "802.3aeTM" Governing body (and owner of trademark) http://www.ieee.org
- [5] Fibre Channel information: Fibre Channel Industry Association, http://www.fibrechannel.org/
- [6] OIF CEI standard: http://www.oiforum.com/public/ impagreements.html
- [7] Serial ATA standard: http://www.serialata.org
- [8] SONET information: GR-253-CORE, Synchronous Optical Network (SONET) Transport Systems: Common Generic Criteria, http://telecom-info.telcordia.com/

- [9] SDH information: http://www.itu.int/ITU-T/, G.xxx series of documents, for example G.957 was an original defining document for optical interfaces, G.958 described jitter.
- [10] XFP and XFI information: http://www.xfpmsa.org
- [11] Fully Buffered DIMM standard, JEDEC Study Group 45: http://www.jedec.org
- [12] PCI Express[™] standard: http://www.pcisig.com/ specifications/pciexpress/
- [13] Serial Attached SCSI information: SCSI Trade Association, http://www.scsita.org
- [14] PCI Express[™] Jitter Modeling Whitepaper, Revision
 1.0RD, July 14, 2004, sections 3 & 4: http://www.pcisig.
 com/specifications/pciexpress/technicallibrary/
- [15] MJSQ "Methodologies for Jitter and Signal Quality Specification" is a document written as part of the INCITS project T11.2. T. http://www.t11.org/index.htm
- [16] 'The Anatomy of Clock Recovery, Part 1', www.tektronix.com

Primer

Contact Tektronix:

ASEAN / Australasia (65) 6356 3900 Austria* 00800 2255 4835 Balkans, Israel, South Africa and other ISE Countries +41 52 675 3777 Belgium* 00800 2255 4835 Brazil +55 (11) 3759 7600 Canada 1 (800) 833-9200 Central East Europe, Ukraine and the Baltics +41 52 675 3777 Central Europe & Greece +41 52 675 3777 Denmark +45 80 88 1401 Finland +41 52 675 3777 France* 00800 2255 4835 Germany* 00800 2255 4835 Hong Kong 400-820-5835 India 000-800-650-1835 Italy* 00800 2255 4835 Japan 81 (3) 6714-3010 Luxembourg +41 52 675 3777 Mexico, Central/South America & Caribbean 52 (55) 56 04 50 90 Middle East, Asia and North Africa +41 52 675 3777 The Netherlands* 00800 2255 4835 Norway 800 16098 People's Republic of China 400-820-5835 Poland +41 52 675 3777 Portugal 80 08 12370 Republic of Korea 001-800-8255-2835 Russia & CIS +7 (495) 7484900 South Africa +27 11 206 8360 Spain* 00800 2255 4835 Sweden* 00800 2255 4835 Switzerland* 00800 2255 4835 Taiwan 886 (2) 2722-9622 United Kingdom & Ireland* 00800 2255 4835 USA 1 (800) 833-9200

> * If the European phone number above is not accessible, please call +41 52 675 3777

> > Contact List Updated 25 May 2010

For Further Information

Tektronix maintains a comprehensive, constantly expanding collection of application notes, technical briefs and other resources to help engineers working on the cutting edge of technology. Please visit www.tektronix.com

ŧ

Copyright © 2010, Tektronix. All rights reserved. Tektronix products are covered by U.S. and foreign patents, issued and pending. Information in this publication supersedes that in all previously published material. Specification and price change privileges reserved. TEKTRONIX and TEK are registered trademarks of Tektronix, Inc. All other trade names referenced are the service marks, trademarks or registered trademarks of their respective companies.

09/10 EA/WWW

65W-26024-0

