

**SDLA**  
**Serial Data Link Analysis**  
**Online Help**

Copyright © Tektronix. All rights reserved. Licensed software products are owned by Tektronix or its subsidiaries or suppliers, and are protected by national copyright laws and international treaty provisions.

Tektronix products are covered by U.S. and foreign patents, issued and pending. Information in this publication supersedes that in all previously published material. Specifications and price change privileges reserved.

TEKTRONIX and TEK are registered trademarks of Tektronix, Inc.

Compiled Online Help Part number: 076-0173-00.

Online help version: 1.0

October 22, 2008

### **Contacting Tektronix**

Tektronix, Inc.  
14200 SW Karl Braun Drive  
P.O. Box 500  
Beaverton, OR 97077  
USA

For product information, sales, service, and technical support:

- In North America, call 1-800-833-9200.
- Worldwide, visit [www.tektronix.com](http://www.tektronix.com) to find contacts in your area.

# Table of Contents

## Welcome

Product Overview .....	1
Software Updates .....	2
Updates Through the Web Site .....	2
Conventions .....	2

## Getting Started

Requirements and Installation .....	3
Signal Path Window	
Signal Path Window Overview .....	3
Configuring Blocks .....	5
Enabling Circuit Blocks .....	7
Selecting Test Points to Enable Output Waveforms .....	8
Choosing the Tx or Rx Configuration .....	8
Display Frequency and Time Domain Plots .....	9
Application File Types and Locations .....	14

## Operating Basics

Fixture and Channel Blocks .....	15
Emphasis Block .....	17
Equalizer Block (available with Option SLA) .....	19
Running the Equalizer .....	20
Adjusting the Equalizer to Improve Signal Recovery .....	20
Filter Files and Options .....	23
Running a Test .....	25

## Index



## Product Overview


The SDLA Software helps you test your serial data link design against industry electrical standards, such as SAS and USB3. Any of four circuit blocks, Fixture, Emphasis, Channel, and Equalizer, may be included in the simulation processing.

Excellent flat magnitude response, linear phase response, and low jitter noise floor make the DPO/DSA70000 series oscilloscopes the ideal tool for engineers designing serial data links.

The SDLA software offers the following capabilities:

- Enables design and test of serial standards using a set of four configurable blocks that simulate common system components. The SDLA software works with SATA/SAS Gen3.0, QPI, PCI-Express, and Display Port standards.
- Supports both channel and fixture S-parameters files: .s1p (S21), .s2p, or .s4p (single-ended or differential).
- Creates custom bandwidth limit filters or auto-sets an effective bandwidth limit.
- Generates plots of test point filter characteristics and block filter characteristics.
- Simulates a reference receiver with the Equalizer block to test the quality of the signal entering the receiver.
- Connects directly to the DPOJET software to analyze link quality with eye diagrams and jitter measurements.

The following figure shows the main SDLA Software menu.



The Fixture and Circuit blocks embed or de-embed their effects on the source signal. You can configure any block by clicking on it. The test points (TpA, TpB, and TpC) show the effects of the blocks on the source signal.

The processing and analysis can run on actively acquired waveforms or stored waveforms. The oscilloscope software must be running to use the SDLA software.

[Click here for more information on the Signal Path Setup window \(see page 3\).](#)

## Software Updates

Should you need to reinstall the SDLA software, you can install it from the Optional Applications Software DVD shipped with your oscilloscope.

### Updates Through the Web Site

Periodic software upgrades may be available from the Tektronix Web site.

To check for upgrades:

1. Go to the Tektronix Web site ( [www.tektronix.com/software](http://www.tektronix.com/software) ) to go directly to the Software Downloads page.
2. Enter the product name in the **Search by keyword** box to find the available software upgrades.
3. Click on the appropriate software title and review the application information to ensure that it is compatible with your instrument model. Note the file size and click on the Download File link.

## Conventions

The online help uses the following conventions:

- DUT refers to the Device Under Test.
- Three dots (...) following a menu item indicate that the menu item will open a submenu.
- When a step requires a sequence of selections, the ">" delimiter indicates the path from menus, to sub-menus and to menu options.
- The directory path to support files is shortened to SDLA\directory\_name. The full product path is C:\TekApplications\SDLA.

## Requirements and Installation

The SDLA software is installed on newer Tektronix DPO/DSA70000 Series oscilloscopes before they leave the factory. The installation provides five free uses of the full featured SDLA software.

### Requirements for Proper Operation

The SDLA software requires a DPO/DSA70000 Series Oscilloscopes with a single shot bandwidth  $\geq 4.0$  GHz.

The SDLA software cannot run concurrently with the JIT3v2 software or the RT-EYE software. You can run the SDLA software by itself to generate the FIR filters and to create the Test Point Math waveforms. Then, close the SDLA software and start the JIT3v2 or RTEYE software to analyze the Test Point and Data waveforms. The SDLA software can run concurrently with the DPOJET software.

Refer to the product Release Notes for the compatible versions of oscilloscope software.

### Option Key Requirement


You must have a valid option key for the application. Without the key, there are five free trials. Consult with your Tektronix Applications Engineer or Account Manager for details.

### Reinstalling the SDLA Software

To install the latest version, go to the topic [Updates Through the Web Site \(see page 2\)](#), for download information.

## Signal Path Window Overview

The Signal Path Window is the top level control panel for the SDLA software. This is where you enable circuit blocks to model your system components. You also have a choice of Rx and Tx mode, which determines where your Fixture connects to the circuit. The figure shows all blocks enabled. The Test points, such as TpA, show the signal after application of the enabled circuit blocks. The circuit blocks and their use are discussed in overview form in this section and in more detail in the Operating Basics section.



The four circuit blocks are:

- Fixture – de-embed your source fixture.
- Channel – simulates a transmission line or device.
- Emphasis – adds or removes pre-emphasis or de-emphasis added by a transmitter.
- Equalizer (optional) – simulates a reference receiver with configurable data and clock recovery capabilities.

### Moving Between the SDLA Software and TekScope Oscilloscope Application

The quickest way to move between software applications is to hold down the keyboard Alt key and tap the Tab key to pick an application.



### Choosing a Source Waveform

The SDLA Software operates only on waveforms displayed on the oscilloscope. You can select from actively acquired channel signals, Math waveforms and reference waveforms. For a live acquired waveform, you select its channel number. To operate on a saved waveform, recall it to the oscilloscope display. Then, in the SDLA Software select its reference waveform name, such as Ref1 from the Oscilloscope Source drop-down list. Note that Math waveforms generated by the SDLA software are not allowed as sources.

### Using the Average Function

Clicking the Average button turns on the oscilloscope averaging mode with the number of averages you set in the SDLA software. An actively acquired source (CH1) will be averaged as will the waveforms resulting from the processing blocks. These calculated or Math averaged waveforms are displayed on



the oscilloscope display. Averaging reduces noise on the signal when you are reviewing or measuring characteristics. High-frequency noise may appear when running a de-embed processing block. Averaging allows you to better see and measure the resultant waveforms.

### Saving and Recalling Setups

The Save button lets you save all the current SDLA Software settings to a file with a .sdl file extension. The Recall button lets you recall saved setup files to return the software to a previous configuration. Your setups are saved to SDLA\Save recall.

---

**NOTE.** You must provide an appropriate source file for the recalled setup.


---

### Loading Standards

Click the Standards button to load a predefined setup provided by Tektronix to test an existing serial data standard. Standards files are located at SDLA/standards.

## Configuring Blocks

Click on a processing block in the Signal Path menu, shown in the figure, to access the configuration controls. Instead of configuring each block separately, you can click the Standards button and load a standards setup file for popular serial standards. All circuit blocks are configured as defined by the standard. You can alter any parameters after loading the setup file.



The circuit blocks use either Tektronix supplied S-parameter files or an S-parameter or FIR filter file supplied by you. Once you have selected appropriate filters for all enabled circuit blocks, you click Apply and the software generates FIR filters for all enabled blocks. You can review the response of the filters by clicking the Plots button. This is a good way to verify that you have loaded the right filters and set appropriate cutoff frequencies with the Bandwidth Limit function.

For more on filter files, see [Filter Files and Options \(see page 23\)](#).

## Apply Button


Clicking the Apply button initiates the following sequence of processes:

1. The software calculates the enabled blocks and test point filters. The status at the bottom of the Signal Path Setup window shows the progress.
2. The Equalizer operates on the TpC waveform to recover the data signal and serial clock.


## Analyze Button

When the Apply processing completes, select the Analyze button to send the recovered data and clock signals to the DPOJET program. The DPOJET program starts, if installed, with the test point signals as inputs. The SDLA software configures the DPOJET software to analyze link quality with eye diagrams and jitter measurements.

The following figure shows the DPOJET software as it is configured when you click the Analyze button. The left plot shows the source waveform you selected. The eye is open with little degradation. The middle plot shows the TpC signal, which shows the effects of the source going through the Channel block. The right plot shows the TpD signal out of the Equalizer block. Note how the Equalizer was able to recover the data and open the eye.



The following figure shows the Measurement menu and the measurements started in DPOJET when you select the Analyze button.



### Enabling Circuit Blocks

You enable or disable a block by clicking the round radio button in the circuit block. In the figure, the Emphasis, Channel, and Equalizer blocks are enabled; the Fixture block is disabled. Circuit blocks may also be enabled within their configuration windows.

## Selecting Test Points to Enable Output Waveforms

To generate and plot the waveforms resulting from each processing block, click on the desired test point Tp[ABC] blocks. Once selected, they change color to orange. When you click the Apply button, the software creates calculated waveforms for all selected Test points. The live calculated waveforms are labeled and appear on the oscilloscope display. Use Alt-Tab keyboard keys to switch to the oscilloscope display. You can also review the calculated filter responses by clicking the Plot button.

The test points and their oscilloscope screen waveform labels are:


- TpA M2
- TpB M3
- TpC M4

The test point FIR filters are saved to files in the directory SDLA\output filters.


For more on the filters, see [Filter Files and Options \(see page 23\)](#).

## Choosing the Tx or Rx Configuration

The Tx button configures the software to match your system as shown in the following figure. The oscilloscope is connected to the Fixture as shown. The Fixture, when enabled, provides access to the transmitter signal. By de-embedding the Fixture, you effectively move the oscilloscope connection right to the output of the Transmitter. The figure shows the Emphasis block as attached to the serial transmitter. By configuring the Emphasis block to remove emphasis added in the transmitter and de-embedding the Fixture, you can get an approximation of the live transmitter signal at test point TpB. TpA gives the transmitter signal with just the Fixture de-embedded.



The Rx button configures the software to match your system as shown in the following figure. The oscilloscope is connected to the Fixture as shown. The Fixture, when enabled, provides access to the receiver side of the transmission Channel. By de-embedding the Fixture, you effectively move the oscilloscope connection right to output of the Channel. This setup allows you to de-embed the transmission channel and see the quality of the transmitter signal at TpB.



## Display Frequency and Time Domain Plots


Press the **Plot** button to turn on three graphic window plots. The plots show the results of running the enabled processing blocks and the enabled test points, Tp[ABC]. Use the plots to verify filter configuration of each block as you configure the SDLA software. The navigation features at the top, such as the zoom (+) tool, help you see details of the filter response.

---

**NOTE.** Press the *Plot* button again to turn off the plots.

---


The following figure shows the magnitude versus frequency response of the Fixture and the Channel filter setup. If you use a FIR filter or other type of S-parameter file, the plot shows the frequency response of that filter data.



### Amplitude Versus Time Plots

The following figure shows the Amplitude versus time plots for the six potential filter outputs from SDLA software. Three circuit block filters are on the left and the three test point filters are on the right. The top shows the standard impulse responses for the filters and on the bottom are the step responses for the enabled filters. The navigation features at the top, such as the zoom (+) tool, help you see details of the filter response. The plots are color coded as follows:


- Yellow: Fixture, TpA
- Red: Channel, TpB
- Green: Emphasis, TpC



## Magnitude and Phase versus Frequency Plots

The following figure shows magnitude and phase plots versus frequency for the six potential filter outputs from SDLA software. Three block filters are on the left and the three test point filters are on the right. The top shows magnitude (dB) for the filters and on the bottom are the phase plots for the enabled filters. The navigation features at the top, such as the zoom (+) tool, help you examine details of the filter response. They are color coded as follows:


- Yellow: fixture, TpA
- Red: channel, TpB
- Green: emphasis, TpC






### Plot Window Tools and Navigation

The plot windows have a tool bar that lets you zoom (+), pan and set measurement cursors on the filter response plots. The following figure shows the available tools.



The plot window title bar identifies each plot. As in the following example figure, the plots are color coded.

- Yellow traces are either the Fixture filter or the test point filter TpA
- Red traces are the Channel filter or the test point filter TpB
- Green traces are the Emphasis filter or the test point filter TpC



## Application File Types and Locations


The software uses the following file types and locations. The support files are arranged in folders with descriptive names at the path C:\TekApplications\SDLA.

- Example waveforms - Example waveform files to help you learn the application.
- Input filters – FIR filter files
- Input S-parameters – Touchstone 1.0 version
- Output filters – where the software stores generated Fixture and Channel FIR filters. The filenames are overwritten each time you click the Apply button. You can rename the filter files in order to save a set of FIR filters for later use.
- Save recall – temporary location where software stores the SDLA setup configuration files.
- Standards – setup files for industry standards to set the Equalizer, Channel and Emphasis blocks as defined by the standard.

Your custom S-parameter files and filter files can reside at any path accessible to the instrument. For more information on the filters, see [Filter Files and Options \(see page 23\)](#).

## Fixture and Channel Blocks

The circuit blocks allow you to remove (de-embed) the effects of the Fixture and to embed or de-embed the effects of the Channel. Select the Fixture or Channel block from the main signal path window to access the configuration dialog box. The following figure shows the Channel block.



### Data Input Type

You can use either an S-parameter filter or a FIR Filter to represent your transmission channel. The FIR Filter selection allows you to choose your custom FIR filter file to simulate the block. The S-Parameters selection lets you choose from Tektronix supplied example S-parameter files in the Touchstone format covering a variety of Channel and Fixture types. You may also load your custom S-parameter files. Click the Browse button to choose the appropriate standards file to simulate your channel or fixture.

You can choose standard 2-port or 4-port Touchstone formats. You can also choose the S21 option, which is a non-standard Touchstone format file where S21 data is stored in a 1-port file format. The S21 file option must have a .s1p filename extension.

### 2-Port S-Parameter Format

When you select 2-Port, you can select either an S21 or an S12 format filter. The SDLA system assumes that the block ports are terminated with the reference impedance used to measure the S-parameters. Typically, the port impedance is 50 ohms.

### 4-Port S-Parameter Format

The 4-port selection allows the Touchstone file to contain data in single-ended standard format or in a mixed-mode differential format.


**Differential S-Parameter.** When you select Differential, the software expects the Touchstone file to contain mixed mode, differential data rather than single-ended data.

**Single-Ended S-Parameter.** In this mode, you must use the Assign Ports feature to identify the input and output block ports used when measuring the S-parameters. The Channel and Fixture blocks should match the port assignments used when creating the S-parameter files.

The software performs the following operations to compute the FIR filter when using 4-port, single-ended S-parameter data.

1. Converts the S-parameter data from single-ended to mixed mode differential.
2. Identifies the Sdd21 element from result of step 1.
3. As needed, extrapolates the Sdd21 data back to DC.
4. If necessary, extends the stop frequency out to the Nyquist point of the waveform sample rate.
5. Converts the Sdd21 complex frequency domain data into a FIR filter.

**4-Port Differential.** When the 4-port Touchstone file contains mixed mode S-parameters then only the two columns containing the real and imaginary parts of Sdd21 are used to compute the FIR filter. In the Channel or Fixture block, you must select either the Typical or Alternate choices for the parameter Map to select the location of the Sdd21 characteristic. No other mappings are supported. The figure shows the Typical differential map.



## Creating Custom S-Parameter Files

You can measure and create S-parameter files of your actual transmission channel and fixture using a Tektronix sampling oscilloscope running IConnect software or by using other circuit modeling and measurement systems. For more information on using filters, see [Filter Files and Options \(see page 23\)](#).

## Bandwidth Limit

With the Bandwidth Limit function, you can apply an upper bandwidth limit to the block filter results. The created filter has a -60 dB stop-band attenuation.

You have the following options:

**Auto.** The software determines the point at which the S21 or Sdd21 filter is -14 dB down from the DC value and sets that frequency as the upper bandwidth limit.

**Custom.** Specifies the desired bandwidth filter. The Custom option is most useful when the Auto bandwidth filter is not appropriate for your input data.

Follow these steps to create a custom filter:

1. Click the Custom button and then the Filter button.
2. Set the desired value in the BW field.
3. Click Apply to generate the bandwidth filter. The filter response is plotted for review. You can save the FIR filter by clicking the Export button.
4. Click the Close button to return.

**None.** The software does not use a bandwidth filter. The overall bandwidth for analysis is the Nyquist point for the sample rate of the source waveform.

### Notes on Use of Bandwidth Limit

The None option may be the best choice when you are embedding the Channel.

When de-embedding a Fixture or Channel, a bandwidth limit filter is usually necessary to obtain a usable result. In such cases, a bandwidth limit filter can reduce noise by filtering out the high-frequencies.

## Emphasis Block

The Emphasis block removes or adds the emphasis or de-emphasis added in most transmitters. You can use the typical 3 dB setting or enter a custom dB setting. Additionally, you can load a FIR filter that better represents your transmitter emphasis. When connected in Tx mode, select the test point TpB (Math3 waveform) to see the results of the filter on the source signal. When in the Rx mode, select the test point TpC (Math4 waveform) to see the results of the filter on the source signal. The Emphasis FIR filter is applied at the oscilloscope sample rate.

There are four types of filter response available:


- Add de-emphasis – attenuates the low frequency components to compensate for high-frequency loss through the Channel.
- Remove de-emphasis – removes the effect of de-emphasis added by another circuit block or device.
- Add pre-emphasis – amplifies the high frequency components to compensate for high-frequency loss through the Channel.
- Remove pre-emphasis – removes the effect of pre-emphasis added in a serial transmitter circuit.

Each option offers the ability to either remove the effects of a component or to simulate one.

---

**NOTE.** *The filter setup need not be an emphasis type. It may be of any type required to better simulate your system.*

---



### Bandwidth Limiting


To limit the bandwidth resulting from the Emphasis filter, you can set the upper bandwidth by creating a Filter. Select the Custom button and then the Filter button. In the dialog box, enter the desired limit value, such as 6.25 GHz, and apply it. Return to the Emphasis dialog box to complete the configuration. Click OK to return to the main signal path window.

### Read Filter from a File

The Emphasis block may be set up from a FIR filter file. Click the Read From File button and browse to the location of your filter file.

### Affect of the Signal Bit Rate on Filter Response

The bit rate is the bit rate of the source signal. The bit rate determines the region of increase or decrease in the frequency response of the Emphasis filter. For example, adding de-emphasis to a signal can result in the frequency response seen in the figure. The magnitude frequency response is periodic with a period determined by the bit rate. The peak to peak value of the filter magnitude response is set by the dB value you chose.




For more on filter file formats, see [Filter Files and Options \(see page 23\)](#).

## Equalizer Block (available with Option SLA)

The Equalizer block restores the integrity of the data stream and recovers the embedded clock. It can serve as a “reference receiver” in that it performs at the minimal acceptable level for a serial data receiver. The SDLA Equalizer consists of a pair of equalizers working together: an adaptive FFE, feed forward equalizer and a DFE, decision feedback equalizer. These two correct for channel impairment and noise.

The figure shows the Equalizer enabled and the Source set to the Math4 waveform, which is output (TpC) of the Channel block.



The bit rate you enter must be accurate to recover the data and clock signals. The software performs clock recovery by emulating a phase locked loop (PLL) circuit. Use the data rate defined for the serial standard you are testing. If you are testing a new serial line, you may need to measure the bit rate near the Transmitter.

The Equalizer runs on an oscilloscope source waveform, it defaults to TpC. The Equalizer outputs static Data and Clock waveforms into Ref4 and Ref3 waveform records, respectively. To update these waveforms, select the Run EQ button in the Equalizer block or select the Apply button in the main Signal Path window.

## Running the Equalizer

The following steps describe how to make an initial run of the Equalizer to determine whether further adjustments are necessary.

1. In the Config tab, enter the FFE and DFE taps and configure the PLL fields for a Receiver as defined in the standard you are testing. Alternatively, you can load a standards setup file using the Standards button on the main Signal Path menu. The standards setup file sets all Equalizer parameters as defined in the standard.
2. Select the input if not the TpC output, the calculated waveform, or Math4. Set the bit Rate, if not already set by a Standards file.
3. Click the Run EQ button.
4. To view the output waveforms, go to the oscilloscope display. The Ref4 waveform is the Data signal and is labeled TpD R4. The Ref3 waveform is the Clock signal and is labeled Clk R3.

## Adjusting the Equalizer to Improve Signal Recovery

You may need to adjust the Equalizer settings to recover the data and clock signals. Many of the techniques used to optimize a hardware receiver are available in the Equalizer.

Most of the following parameters are defined in a serial data standard.

**FFE Taps.** The Feed Forward Equalizer tap number is normally set to a number defined by the serial data standard. A value of FFE Taps=0 means the FFE has one tap with tap coefficients fixed to 1, which signifies the FFE is off. The default value is 0.

**Sample/bit.** Sample per bit specifies the number of FFE taps per bit. If set to >1, it implies an FFE with fractional spaces. The default value is 1.

**Ref Tap.** The Reference Tap for the FFE indicates the number of precursor taps. It must be set to one (1) more than a multiple of the number of FFE taps per bit. The default value is 1.

**DFE Taps.** The Decision Feedback Equalizer tap number is normally set to a number defined by the serial data standard. For example, the setting for SAS is 3.

**Amplitude.** The Amplitude is the target output amplitude for the Equalizer. When you select Autoset Voltages, the adaptation routine adjusts this value automatically to optimize the recovery of the data signal. The default value is 0.15 V.



**Threshold.** The Threshold is the middle voltage level of the signal, which may be the transition between logic levels. For biased signals, enter the mid-level value. For differential signals, the value should be close to 0 V. The default value is 0 V. Lacking clear knowledge of the correct voltage, use the Autoset Voltages function to determine the optimal value.

**PLL Type.** The software supports Type I and Type II PLL clock recovery. Each serial standard specifies the type of PLL to use for clock recovery.

**PLL BW.** The loop bandwidth of the PLL is defined as the -3 dB frequency of the error transform function of the PLL. The value should be specified in the serial standard.

**PLL Damp.** This is the damping ratio of the Type II PLL. The value should be specified in the serial standard.

**Clk Delay (ps).** The clock delay is a specific delay added to the recovered clock after the PLL result. The value adjusts the clock offset to optimize the equalization result and achieve the best data recovery.

**Use TrainSeq.** Enables the Equalizer to optimize its adaptation routine over a specific pattern whose length is defined on the TrainSeq tab.

**Autoset Voltages.** When enabled, the Equalizer adaptation routine adjusts the Amplitude and Threshold values to optimize recovery of the data and clock.


**Auto adapt Taps.** The adaptation routine starts by identifying initial Tap settings and then adjusts them to optimize recovery of the data and clock.

**Adapt from Current taps.** The adaptation routine uses your initial Taps settings then adjusts them to optimize recovery of the data and clock. The initial Taps settings might be those for a serial standard or those saved from an earlier test.

**No Adapt.** The Equalizer uses the current Taps either from your inputs or from a previous adaptive session. Use the entered values without changes. This option is useful when you want to load a known Taps file in the Taps tab to resume a test started earlier.

### Taps Tab Settings

In the figure, the FFE taps has a value of one and the DFE field shows three taps with different values. This state results from settings on the Config tab where FFE is set to 0 and DFE set to three. If this was the result of running Auto adapt Taps, you could save the results in a tap file for use in a later Equalizer run.




### Troubleshooting Data and Clock Recovery

If clock recovery fails, your bit rate might not be what you expect. One solution is to measure the bit rate as near to the transmitter as possible. You can use the DPOJET software running on the oscilloscope to accurately measure the bit rate.

If you have entered the defined standard values for the FFE Taps, DFE Taps and PLL and not been successful recovering the data and clock, your next step is to use the adaptation settings. Without changing your initial settings, select Autoset Voltages and Adapt from current taps on the Config tab. Click the Run EQ button and check the resultant waveforms. If they are better or acceptable, note the Taps values and voltages set by the adaptation routines.

Another technique is to use the TrainSeq functions to help the Equalizer identify the correct bit sequence before again running your test signal through the Equalizer. The figure shows the TrainSeq tab of the Equalizer.



1. On the Equalizer Config tab, set the Equalizer source to a signal with the same data pattern as the signal you plan to test, but with a clean, open eye pattern. This signal could be one acquired close to the transmitter, or a slower speed version of the original signal or the original signal compensated using transmitter emphasis to improve the eye opening.
2. Click the Use TrainSeq box on the Config tab.
3. Go to the TrainSeq tab and set the correct Pattern Length according to the standard.
4. Click the Detect button. You should see a Bit Sequence displayed in the left field, which should be the same bit sequence as in your original signal.
5. With the correct bit sequence in place, return to the Config tab and select the original test source.
6. Select (enable) the Use TrainSeq box if not already enabled. Enter the correct bit rate if you changed it in a preceding step. Click the Run EQ button.
7. Check the results on the oscilloscope display. You should see a recovered data signal, though it may not meet the standard specifications. You may need to address other design issues to correct any problems with the recovered data.

Another area for investigation is whether your Channel and Fixture filters are correct. Review the Plots for those filters to determine if high-frequency noise or other aberrations are corrupting the signal. Use the Bandwidth Limit filters to reduce such noise.

## Filter Files and Options

All of the SDLA Software processing blocks operate from the same type of filter files. The circuit blocks use either Tektronix supplied S-parameter files or an S-parameter or FFE filter file supplied by you. For information on the location of filter and other support files, go to [Application File Types and Locations \(see page 14\)](#).


### Filter File Formats

FIR block filters are saved as ASCII files in the arbfilt format needed by the oscilloscope math functions.

The first entry in the FIR filter files is the sample rate and the remaining entries are filter coefficients. The arbfilt format also may simply be a column or row of filter coefficients without a defined sample rate. The software stores the created FIR filter files in the SDLA\output filters directory.

### Filter Interactions

The block filters, test point filters and BW Limit filters are created to support all interactions within the SDLA software model. The filter processing diagram shows the processing order of the various defined filters. The Analyze function runs the TpC waveform through the Equalizer and passes its output data and clock signals on to the DPOJET software application where you can validate that the eye is opened enough on the data signal to satisfy the serial standard. DPOJET offers an extensive set of measurements to help analyze your signal.



Test point filters for TpA, TpB, and TpC are created by convolving them with combinations of the circuit block filters as shown in the table.

**Table 1: Convolution Test Point filters**

Rx/Tx selected	Test point	Circuit block (when enabled)
Tx	TpA	Fixture de-embedded
	TpB	Fixture de-embedded Emphasis
	TpC	Fixture de-embedded Emphasis Channel embedded
Rx	TpA	Fixture de-embedded
	TpB	Fixture de-embedded Emphasis Channel de-embedded
	TpC	Fixture de-embedded Emphasis

**Extrapolation of Filter Data**

When S-parameter files do not begin at 0 Hz (DC) or do not extend to the Nyquist of the source waveform as required by the filters, the SDLA Software extrapolates the existing data to fill the bandwidth gaps.

**DC to Starting Frequency.** The software uses the first two magnitude data points in the characteristic response to compute the slope to 0 Hz. It unwraps the phase and linearly extrapolates phase response to generate data points along the defined slope. This data is prepended to the original S-parameter data.

**Extending Upper Bandwidth.** When necessary, the software may extend the stop frequency out to the Nyquist point of the source waveform sample rate. This is done by point replication of the complex data point in the magnitude and phase response data beginning at the stop frequency.

## Running a Test

This section describes the recommended order from configuring blocks, running a simulation to jitter and eye analysis on the SDLA test points using the DPOJET Software.

1. Connect the fixture and oscilloscope to the DUT either at the transmitter (Tx) end or at the receiver (Rx) end of the transmission Channel. Select the appropriate connection from either Rx or Tx.
2. Connect the source signal to an oscilloscope input channel. Adjust the oscilloscope trigger, vertical and horizontal settings to capture signals with good fidelity. Using the oscilloscope Autoset function can simplify this adjustment.
3. If you plan a serial standard compliance test, click the Standards button and browse to the appropriate setup file. The Standards file sets all SDLA Software parameters at once. If your source is not CH1, select the correct source in the main Signal Path window. After loading a Standards setup file, click the Apply button and monitor the status bar for completion of the filter creation, and then proceed with step 10.
4. When not using a Standards or other setup file, enable the processing blocks you need and the test points (Tp[ABC]) you want generated. Tune the bandwidth limit filter if needed.
5. When using a Fixture block, locate and load the S-parameter or FIR filter file to de-embed its effects on the signal. If you have a custom S-parameter or FIR filter file, load it. Tune the bandwidth limit filter if needed.
6. When using a Channel block, locate and load an appropriate S-parameter or FIR filter file. Tune the bandwidth limit filter if needed.
7. When using the Emphasis block, enter an appropriate dB value for your transmitter circuit and an accurate bit rate. Instead, you could locate and load a FIR filter file to condition the signal. Tune the bandwidth limit filter if needed.
8. When using the Equalizer block, configure the FFE/DFE and the clock recovery parameters.
9. Click the Apply button to generate the FIR filters for each block and selected test points. Wait until the status bar at the bottom shows processing is complete.
10. Click the Plots button to inspect the block and test point time and frequency domain responses to ensure they have the response you expected. Click the Plots button again to remove the plots. You can quickly revise any block configuration and click the Apply button again to regenerate the filters.
11. Ensure DPOJET is installed and that it runs correctly. You can leave it running. The SDLA software will start the DPOJET software, if necessary, when it is needed.

**12.** Click the Analyze button and switch to the DPOJET software (use the Alt Tab keys) to analyze the results of the simulation. DPOJET is set to analyze the test point waveforms with jitter and eye analysis. Revise the SDLA software setup and repeat steps 7–10 as needed to complete your testing.

**13.** Switch to the oscilloscope display (use the Alt Tab keys) and observe the enabled test point waveforms.

This completes the procedure for running the SDLA Software. Each block has many configuration parameters not covered in this procedure. The Equalizer has features to significantly improve recovery of the data and clock signals. Explore the details of each processing block to get the most out of the SDLA Software.

# Index

## Symbols and Numbers

2-Port S-Parameter, 15  
 4-Port Differential, 16  
 4-Port S-Parameter, 15

## A

Adapt from Current taps, 21  
 Adjusting the Equalizer, 20  
 Amplitude, 20  
 Analyze button, 6  
 Apply button, 6  
 Auto adapt Taps, 21  
 Auto bandwidth limit, 16  
 Autoset Voltages, 21

## B

Bandwidth Limit, 16  
 Bandwidth Limit usage, 17  
 bandwidth requirement, 3  
 bit rate, 19  
 Bit Rate and Filter Response, 18

## C

Channel Block, 15  
 Channel FIR filter, 14  
 circuit block filters, 5  
 Circuit Blocks  
   enable, 7  
 Clk Delay, 21  
 clock recovery, 19  
 Clock Recovery  
   troubleshooting, 22  
 Clock signal Clk R3, 20  
 Configuring Blocks, 5  
 Conventions, 2  
 Convolving Test Point Filters, 24  
 Custom bandwidth limit, 17

## D

Data Input Type, 15  
 Data signal R4, 20

DC to Starting Frequency, 24  
 de-emphasis, 17  
 decision feedback equalizer, 19  
 DFE Taps, 20  
 Differential S-Parameter, 15  
 directory path, 2  
 Display Plots, 9  
 DPOJET software, 6  
 DPOJET use, 6

## E

Emphasis Block, 17  
 Enable Output Waveforms, 8  
 Enabling Circuit Blocks, 7  
 Equalizer adjustment, 20  
 Equalizer Block, 19  
 Example waveforms  
   location, 14  
 Extending Filter Data, 24  
 Extending Upper Bandwidth, 25  
 Extrapolation of Filter Data, 24

## F

feed forward equalizer, 19  
 FFE Taps, 20  
 File Types and Locations, 14  
 filter configuration verification, 9  
 Filter Convolving, 24  
 Filter Data, 24  
 Filter File Formats, 23  
 Filter Files, 23  
 Filter Input Type, 15  
 Filter Interactions, 23  
 Filter Response, 18  
 Filter Types, 15  
 FIR Filter Format, 23  
 FIR filter saving, 14  
 FIR Filter selection, 15  
 Fixture and Channel Blocks, 15  
 Fixture Block, 15  
 Fixture FIR filter, 14  
 Frequency Domain Plots, 9

## G

Getting Started, 3

## I

improve signal recovery, 20  
 Input filters  
   location, 14  
 Installation, 3

## L

Loading Standards, 5

## M

Math4 waveform, 20

## N

No Adapt, 22  
 Notes on Bandwidth Limit, 17

## O

Operating Basics, 15  
 Option Key Requirement, 3  
 Output filters  
   location, 14  
   saving, 14  
 Output Waveforms  
   enable, 8  
 Overview, 1

## P

phase locked loop, 19  
 PLL BW, 21  
 PLL Damp, 21  
 PLL Type, 21  
 Plot Window Tools, 13  
 Plots, 9  
 plots color code, 11  
 pre-emphasis, 17  
 Product Overview, 1

## R

- R3 labeled Clock waveform, 20
- R4 labeled Data waveform, 20
- Recall button, 5
- recalling setups, 5
- recovering the data clock, 20
- Ref Tap, 20
- reference receiver, 19
- Reinstall the SDLA Software, 2
- Requirements, 3
- Running a Test, 25
- Running the Equalizer, 20
- Rx Configuration, 8

## S

- Sample/bit, 20
- Save button, 5
- Save recall
  - location, 14
- saving settings, 5
- saving setups, 5
- Sdd21, 16

- settings saving, 5
- Setups, 5
- Signal Bit Rate, 18
- Signal Path Window, 3
- signal recovery, 20
- Single-Ended S-Parameter, 16
- Software Updates, 2
- standards
  - location, 14
- Standards, 5
- Standards button, 5
- Switch to TekScope Oscilloscope, 4

## T

- Taps file, 22
- Taps Tab Settings, 22
- Test Point Filters, 24
- test point FIR filters
  - saving, 8
- test point plots, 9
- Test Points, 8

- Threshold, 21
- Time Domain Plots, 9
- TpA, 8
- TpB, 8
- TpC, 8
- TrainSeq, 21
- TrainSeq tab, 22
- Troubleshooting Clock Recovery, 22
- Tx Configuration, 8

## U

- Updates
  - Software, 2
- Use TrainSeq, 21

## V

- verify filter configuration, 9

## W

- Web Site software update, 2