

# SingleStageAmplifier -- Overview



**Prof. Akshay Gopal**  
ECE Department  
PES Institute of Technology  
Bangalore



## Objective

At the end of this lab experiment, students will be able to:

- Design an RC coupled single stage BJT amplifier
- Determine frequency response
- Compute Input impedance
- Compute Output impedance

## Equipment

To carry out this experiment, you will need:

- TBS 1000B-EDU Oscilloscope from Tektronix.
- Voltage probe (provided with oscilloscope) / BNC cables
- Breadboard and connecting wires
- Circuit components - Resistors, Capacitors, NPN Transistor SL 100, Regulated DC supply 0-30V DC
- Signal /Function generator 10Hz to 1 Mhz, Multimeter (for testing), DRB 0 to 1 Meg ohm

## Theory

- In RC coupled amplifier the input capacitor is used to couple the input signal to the base of first transistor.
- Since the coupling from one stage to next stage can be achieved by a coupling capacitor followed by a connection to a shunt resistor such amplifiers are called resistance capacitance (RC) coupled amplifiers.
- When an ac signal is applied to the input of the first stage it is amplified with a phase reversal by the transistor.
- The frequency response is a graph of the gain (in decibels) versus the frequency (in logarithmic scale). This characteristic can be subdivided into low, medium and high frequency regions.
- To fix the boundaries of frequency where the gain is relatively high and constant,  $0.707A_{mid}$  is chosen to be the voltage gain at the cut-off levels.
- The corresponding frequencies  $f_1$  and  $f_2$  are generally called the

corner, cut-off, band, break or half power frequencies. The multiplier 0.707 is chosen because at this level the output power is half the mid-band power output.

## Design

Given:  $V_{CC} = 10V$ ,  $V_{CE} = 5V$ ,  $I_C = 2mA$ ,  $\beta = 100$  (assumed)

Assume  $V_{BE} = 0.7V$  for silicon diodes  
 $V_E = 10\%$  of  $V_{CC} = 1V$

Assume  $I_E \sim I_C$

$R_E = V_E / I_E = 1V / 2mA = 500\Omega$

$R_C = (V_{CC} - V_{CE} - V_E) / I_C = (10 - 5 - 1) / 2mA = 2k\Omega$  (Use  $2.2k\Omega$ )

$V_2 = V_B = V_E + V_{BE} = 1 + 0.7 = 1.7V$

$\beta R_E \geq 10 R_2$

$R_2 = (\beta R_E) / 10 = 5k\Omega$  (use  $4.7k\Omega$ )

$V_1 = V_{CC} - V_2 = 10 - 1.7 = 8.3V$

$V_1 / V_2 = R_1 / R_2$

$R_1 = (V_1 / V_2) * R_2 = 22.9k\Omega$  (use  $22k\Omega$ )

## Circuit Diagram




Fig a: Single Stage CE, BJT amplifier

## SingleStageAmplifier -- Procedures

### Step 1

Draw and study the circuit.

Place the components on bread board and connect them as per given Fig a.

Note: Measure the DC values of VCE, VBE and ensure that they are close to the designed values, before connecting the function generator, coupling capacitors and bypass capacitors.

## Step 2

### To find gain – frequency response:

- Connect the signal generator and apply a sine wave of peak-to-peak amplitude 50mV, 1kHz .
- Connect input and output (Vo) of the circuit to the two channels of CRO. And observe the waveforms. The input and output waveforms should be undistorted.

## Step 3

- Note down the peak to peak amplitude of Vin and Vout. Calculate Voltage gain for maximum undistorted output ,  $A_{vm} = V_o/V_i$

## Step 4

- Vary the FREQUENCY of the input sine wave (keeping the amplitude constant) stepwise – from 100HZ to 1MHZ.
- Note down the output peak to peak amplitude Vo for every frequency of the input.

## Step 5

- Calculate the gain = output to input ratio ( $V_o / V_{in}$  ) for every value of the input frequency.
- Calculate the gain in dB for each of the above readings:  
Gain in dB =  $20 \log (V_o / V_{in})$

## Step 6


Tabulate the readings as below and Plot the Gain versus frequency plot on the sem log graph.

$V_{in} = \dots\dots\dots$  Volts (Peak to Peak)

SL. No	Input frequency	Output Peak – Peak ( Volts)	Gain = $V_o / V_{in}$	Gain in dB = $20 \log (V_o / V_{in})$

## Step 7

### Model Frequency response Curve



X axis is in log scale; Y axis is in normal scale

f1 – Lower cut-off frequency

f2 – Higher cut-off frequency

f2-f1 – Band width of the amplifier

3dB -  $20\log_{10}(0.707)$

## Step 8

### To find input impedance

- Connect as given in fig b with DRB resistance zero. Adjust the input  $V_{in}$  to 50 mV. (Let the frequency of the input be around 2kHz )
- Note down the peak to peak amplitude of the corresponding output  $V_o$  . Let  $V_o = V_a$

## Step 9

- Increase the the resistance included in DRB and observe the magnitude of the output  $V_o$  simultaneously on the Oscilloscope.
- When the magnitude of the output  $V_o$  is reduced to half of its original value, stop varying the resistance further and remove the potentiometer from the circuit.  $V_o = V_a/2$
- Measure the value of the DRB and this measured value will be the input impedance (  $R_i$ ) of the circuit.




Fig b

## Step 10

To find output impedance




Fig c

- Adjust the input sinusoidal peak to peak in such a way that the output sine wave is not clipped.
- Note down this value of the input  $V_{in}$ . (Let the frequency of the input be around 2kHz)

## Step 11

- Note down the peak to peak amplitude of the corresponding output  $V_o$ . Let  $V_o = V_a$

## Step 12

- Connect a DRB (with maximum resistance included) at the output as shown in fig c.
- Increase the DRB / potentiometer and observe the magnitude of the output  $V_o$  simultaneously on the Oscilloscope.
- When the magnitude of the output  $V_o$  is reduced to half of its original value, stop varying the potentiometer further and remove the potentiometer from the circuit.  $V_o = V_a/2$
- Measure the value of the DRB/ potentiometer and this measured value will be the output impedance ( $R_o$ ) of the circuit.

## Step 13

## Result

The single stage CE amplifier was designed and its performance verified. The output waveform is in  $180^\circ$  phase shifted with input signal.

The readings obtained are given below:-

Voltage Gain =

Bandwidth =

Gain-Bandwidth product =

Input Resistance =

Output Resistance =