

# Explore BERTScope's Benefit In High Speed Serial Data






# Agenda

- BERTScope In High Speed Serial Data
- USB 3.0 Compliance Testing
- SATA Compliance Testing
- PCIE Rx & PLL Loop bandwidth Testing
- One Stop Shopping for HSSD from Tektronix



# BERTScope's Applications In High Speed Serial Data





# USB 3.0 Rx Compliance Testing




# USB 3.0 Receiver Test Flowchart

Create worst  
case signal to  
test the receiver

Only needs to be  
performed once  
per setup

Test receiver  
with stressed eye  
and added  
sinusoidal jitter  
(SJ) in Jitter  
Tolerance  
template

USB 3.0 Jitter Tolerance Mask




## Stressed Eye Calibration

- 1 Setup Equipment
- 2 Adjust RJ
- 3 Adjust SJ
- 4 Measure TJ
- 5 Adjust Eye Height

## Jitter Tolerance


- 1 Setup Equipment
- 2 Loopback Initiation
- 3 Jitter Tolerance

# USB 3.0 Stressed Eye Calibration Equipment Setup



# USB 3.0 Stressed Eye Calibration

## Jitter and Eye Height




# USB 3.0 Receiver Test Flowchart

Create worst  
case signal to  
test the receiver

Only needs to be  
performed once  
per setup

Test receiver  
with stressed eye  
and added  
sinusoidal jitter  
(SJ) in Jitter  
Tolerance  
template

USB 3.0 Jitter Tolerance Mask




## Stressed Eye Calibration

- 1 Setup Equipment
- 2 Adjust RJ
- 3 Adjust SJ
- 4 Measure TJ
- 5 Adjust Eye Height


## Jitter Tolerance

- 1 Setup Equipment
- 2 Loopback Initiation
- 3 Jitter Tolerance

# USB 3.0 Jitter Tolerance Testing Equipment Setup



# USB 3.0 Jitter Tolerance Testing Loopback Initiation




Notes:

**e**


1. Once in loopback, the DUT should not exit loopback unless directed
2. "Loopback BER", where the DUT keeps track of its own BER, is not required for compliance testing

# USB 3.0 Jitter Tolerance Testing

## Asynchronous BER Testing





**a** **Clock compensation symbols (SKPs)** are used to adjust for the differing clock frequencies in the received data vs. the transmitter (common in 8b/10b systems)






# USB 3.0 Run Jitter Tolerance





Test each point with  **$3 \times 10^{10}$  bits**. The DUT fails if one or more errors is found or if it loses bit lock.

**c**




# USB 3.0 BERTScope Instrumentation





**BERTScope DPP** (3 and 4 tap) for compliant 3 dB de-emphasis

**BERTScope CR 125A** with Extended Loop Bandwidth Option for compliant JTF

**BERTScope 85C** for integrated stressed pattern generation (RJ, SJ, and SSC) and BER analysis including jitter, eye height, CTLE emulation, asynchronous BER testing and automated Jitter Tolerance testing.



# USB 3.0 Host DUT



To Error  
Detector

From  
Pattern  
Generator


Type  
A Port

Host  
Fixture-1

PCI  
Express  
Interface  
Card


USB 3.0 Host DUT

# USB 3.0 Stressed Eye Calibration Jitter




For **Stressed Eye Calibration**, we need to inject jitter from the **PG** and measure jitter in the **Analyzer**

**Jitter Map** tool performs **BER-based Jitter Decomposition** and quickly measures to depths lower than  $10^{-6}$




**Stressed Pattern Generator** control shows RJ and SJ injection




# USB 3.0 Stressed Eye Calibration


## Eye Height




**b** Eye height should be measured at  $10^{-6}$  depth – the BERTScope quickly measures deeper than this



# USB 3.0 Stressed Eye CTLE Equalization Emulation





**b** Averaged waveforms show only data dependent effects, shown on CP3






# USB 3.0 Final Stressed Eye



**Final Stressed Eye  
Shown on CP3**


**Stressed Eye  
Calibration only needs  
to be performed once  
per setup**

(Setup is different for  
Hosts and Devices)






# USB 3.0 Loopback Initiation



**BERTScope  
Pattern  
Generator  
Control**




**b**


Use flexible two-page pattern memory to flip between loopback initiation sequence and test data pattern

**d**


**Patterns available at  
[www.bertscope.com](http://www.bertscope.com)**





# USB 3.0 Loopback Confirmation




**c** Confirm that the DUT is in loopback



**b** Enable Symbol Filtering to get ED in sync






# USB 3.0 Jitter Tolerance Test




Test  $3 \times 10^{10}$  bits  
for each test point

Use stressed eye  
plus calibrated  
SJ amplitudes



Test for compliance





Use **Search** mode to  
find device limits

# USB 3.0

## Automation software (Coming Soon)

### USB 3.0 Automation Software

- Automated stressed eye calibration
- Fast automated receiver testing
- Easy loopback initiation
- Database back-end for fast report generation






# SATA Rx Compliance Testing




# SATA

## Frame Error Count




# SATA

## Grab Mode (Running Disparity)




Allows visibility of sources of errors, or highlights abnormal behavior, rather than just giving a blind number.






# SATA

## Testing Decision Circuit




# SATA

## Testing CDR



# SATA

## Testing FIFO (+-350ppm timing offset)




# SATA

## Compliance and beyond

### Receiver Testing:

1. Generate stressed framed COMP pattern
2. Received pattern retimed and looped back to output of transmitter
3. If clock domains differ between received signal and system clock, aligns inserted.
4. Increase impairments, mistakes detected in CRC etc. at FEC detector
5. Gives basic **Compliance**

*No information about where failures occurred, or individual margins*



### Rx Impairments

Test	<b>a.</b>	{ Added Jitter Added Amplitude Closure
Test	<b>b., c.</b>	{ Frequency Offset (350ppm) SSC Profile

### Beyond Compliance – margin testing

1. By keeping clock domains the same, can stop aligns being added and see the effect of different stress types.
2. Can analyze margin in different parts of the receiver.



## PCIE Rx Compliance testing

All information in these slides are based on the PCI-Express draft 0.71




# PCI Express Agenda


- PCIe Gen3 Receiver Testing
  - Stressed Voltage Eye
  - Stressed Jitter Eye
- Speed and Equalization Auto-Negotiation
- PLL Loop Bandwidth Testing

# PCIe Gen3 Receiver Testing

- Split up into testing with two types of stressed eye
  1. Stressed Voltage Eye





2. Stressed Jitter Eye






# PCIE Gen3 Stressed Voltage Eye Calibration



# PCIE Gen3 Stressed Voltage Eye Stressed Pattern Generation



**DPP125A**  
**Pre-Emphasis**



**Stressed  
Pattern  
Generator**



**BERTScope**

Tx Eq

8 Gb PRBS  
Generator

Combiner

Rj  
Source

Sj  
Source

Diff  
noise

CM  
noise

EH adjust

Pre-emphasis presets and  
coefficient space supported by  
BERTScope DPP125A

Built-in compliant Random and  
Sinusoidal Jitter – supports 2.5, 5,  
and 8 GT/s PCIe

Sinusoidal Interference (for  
DM/CM Interference) available  
externally for combining after pre-  
emphasis


-20 dB, -12 dB, -2.5 dB IL at 4 GHz

Post processing scripts:  
• Rx pkg model  
• Behavioral CTLE/DFE  
• Behavioral CDR


**Tek RT Scope**

alyzer



# PCIE Gen3 Stressed Voltage Eye Analyzer





BERTScope  
Pre-Emphasis




# PCIE Gen3 Stressed Voltage Eye Channel



# PCIE Gen3 Stressed Voltage Test




# PCIE Gen3 Stressed Jitter Eye Calibration



**DPP125A**

**Pre-Emphasis** Stressed Pattern Generator



**Similar requirements as the Stressed Voltage Eye**



# PCIE Gen3 Stressed Jitter Test *Jitter Tolerance*




Stressed Jitter Eye applied to DUT



DUT placed in Loopback for Jitter Tolerance Test

BERTScope performs Jitter Tolerance Test

Sj frequency/amplitude swept as per mask



BERTScope



**Automated Jitter Tolerance Test on the BERTScope,  
with Search Mode to find device limits**



# Summary of BERTScope Rx Test Capabilities for PCIe Gen3


- BERTscope Stressed Pattern Generation

- ✓ Random Jitter
- ✓ Sinusoidal Jitter
- ✓ Pre-emphasis (DPP125A)
- ✓ Differential Mode Interference
- ✓ Common Mode Interference
- ✓ Calibration Channel (ISI Board)

- BERTScope Error Detection

- ✓ Clock Recovery (CR125A)
- ✓ Automated Jitter Tolerance Test
- ✓ BER testing

- **The BERTScope Family of Products provides the stresses needed for PCIe Gen3 with unrivaled ease of use, so engineers can quickly debug issues and find device margins**



*BERTScope  
BSA85C*



*DPP125A*



*CR125A*



*BSA12500ISI*

# Summary of BERTScope Rx Test Capabilities for PCIe Gen3 (Continued)

- Oscilloscope (for Stressed Eye Calibration)
  - ✓ CTLE
  - ✓ DFE
  - ✓ Behavioral package emulation
  - ✓ Clock Recovery for Compliant Jitter Transfer Function



*DPO/DSA71604B*

- **The Tektronix DPO/DSA71604B provides compliant embedding of the Receiver equalization for accurate measurements as would be seen at the latch of the Receiver, providing the right feedback to the BERTScope Stressed Pattern Generator during Stressed Eye Calibration**



# PCIE Gen3 Agenda

- PCIe Gen3 Receiver Testing
  - Stressed Voltage Eye
  - Stressed Jitter Eye
- **Speed and Equalization Auto-Negotiation**
- PLL Loop Bandwidth Testing



# PCIE Gen3


## Speed and Equalization Auto-Negotiation

- Devices must start up at 2.5 GT/s and negotiate up to 8 GT/s
  - In PCIe Gen3, Receivers are expected to:
    1. Optimize their own equalization
    2. Adjust the Transmitter's pre-emphasis settings via back-channel communication
- **Device equalization optimization algorithm will be key to PCI-Express Gen3 success, and we are here to help you test**

## PCIE Gen3

### Speed and Equalization Auto-Negotiation with the BERTScope

- Use the BERTScope for R&D testing of new Gen3 devices
  - Fixed data patterns can perform the speed negotiation to 8 GT/s and allow the user to check (manually) their DUT's equalization optimization routine
  - With a fixed pattern, can get devices into Loopback for Receiver testing of early R&D Silicon



# PCIE Gen3

## Transmitter Pre-emphasis

- The DPP125A supports the allowable pre-emphasis settings (table below from draft 0.71)
- The colored fields in the table are the “pre-sets” which are easily loaded from factory created configuration files



**DPP125A**

		Min Reduced Swing Limit									
PS	DE	C <sub>+1</sub>									
		0/24	1/24	2/24	3/24	4/24	5/24	6/24	7/24	8/24	
C <sub>-1</sub>	0/24	0.0 0.0	0.0 0.8	0.0 1.6	0.0 2.5	0.0 3.5	0.0 4.7	0.0 6.0	0.0 7.6	0.0 9.5	
	1/24	0.8 0.8	0.8 1.6	0.9 2.5	1.0 3.5	1.2 4.7	1.3 6.0	1.6 7.6	1.9 9.5		
	2/24	1.6 1.6	1.7 2.5	1.9 3.5	2.2 4.7	2.5 6.0	2.9 7.6	3.5 9.5			
	3/24	2.5 2.5	2.8 3.5	3.1 4.7	3.5 6.0	4.1 7.6	4.9 9.5				
	4/24	3.5 3.5	3.9 4.7	4.4 6.0	5.1 7.6	6.0 9.5					
	5/24	4.7 4.7	5.3 6.0	6.0 7.6	7.0 9.5						
	6/24	6.0 6.0	6.8 7.6	8.0 9.5							
		Full Swing Limit or Max Reduced Swing Limit									

A-0816

**Figure 4-514-504-504-50: TxEQ Coefficient Space Triangular Matrix Example**





# PCIE Gen3 Agenda

- PCIe Gen3 Receiver Testing
  - Stressed Voltage Eye
  - Stressed Jitter Eye
- Speed and Equalization Auto-Negotiation
- **PLL Loop Bandwidth Testing**

# PCIE Gen3 PLL Loop Bandwidth Test

- The BERTScope CR125A-PCIE is the test instrument used for PCI-Express Gen2 PLL Loop Bandwidth testing (2.5 and 5 GT/s) at the Compliance Workshops
- Clock recovery capability at 8 GT/s facilitates testing of Gen3 devices
- Higher speed models support 16 GT/s for future PCIe Gen4







# PCIE Gen3 Summary

- Receiver testing is expected to be mandatory and will include testing with a Stressed Voltage and Stressed Jitter Eye
- Equalization auto-negotiation controlled by the Receiver is new for Gen3
- Tektronix can provide solutions for many aspects of receiver testing to PCIe Gen3 today
  - **Tektronix, including the BERTScope, has a strong history providing test solutions for PCI-Express – one that we plan to continue**
  - The BERTScope supports data rates to 8.5G, 12.5G, and 17.5G for current and future PCIe projects
  - Contact us for further details on our plans for Gen3 support



# One Stop Shopping For HSSD From Tektronix

<p><b>Transmitter Tests</b></p> <p>Transmitter jitter and timing measurements.</p>	<p><b>DSA/DPO/MSO 71254B / MSO71254 or higher bandwidth</b></p> <p>Opt. USB-TX (TekExpress Automation and DPOJET Measurements)</p> <p>Opt. DPOJET Jitter and Eye Diagram Analysis Tool</p> <p>TF-USB3-AB-KIT (Host and Device Test) or TF-USB3-A-P (Host Test) or TF-USB3-A-R (Device Test) Test Fixture</p>	
<p><b>Receiver Tests: Signal Generation / Error Detection</b></p> <p>Receiver Jitter Tolerance Tests for Customers working with HDMI, DP, MIPI</p> <p>Flexible channel Emulation</p>	<p><b>AWG7122B w/ Opt. 6 and Opt. 8 and DSA/DPO/MSO 71254B / MSO71254 or higher bandwidth w/ Opt. STU and ERRDT</b></p> <p>SerialXpress SDX100 opt. ISI and SSC</p> <p>TEKEXP USB-RMT for Full Automation</p> <p>TF-USB3-AB-KIT Test Fixture Kit</p>	
<p><b>Receiver Tests: Error Detection</b></p> <p>Receiver Jitter Tolerance Test and Debug and Analysis Tools</p>	<p><b>BERTScope BSA85C w/Opt. STR&amp;PVU</b></p> <p>DPP125</p> <p>CR125A with Opt XLBW &amp; Opt CR125ACBL (Precision delay-matched cable set for use with BSA &amp; CR in SSC applications)</p>	
<p><b>Interconnect/Cable Tests</b></p> <p>Cable skew, Far End Noise, Near End Noise, cable and connector impedance, Insertion loss, and return loss measurements.</p>	<p><b>DSA8200</b></p> <p>80E08 TDR Sampling Module for DSA8200 2 per scope</p> <p>IConnect TDR and S-Parameter measurement software (80SSPAR)</p> <p>TF-USB3-AB-KIT Test Fixture Kit for Cable Test</p>	



# Questions?





Thank  
You

*Application Information at:*  
***[www.bertscope.com](http://www.bertscope.com)***