終極王牌特訓班-高速串列測試之最後進擊

接收器完整性信號分析的測試原理與應用



Eric Shen 太克科技 應用工程師

BERTScope[™]



Why Receiver Testing is Different



Poor quality bits in....



"Receiver", "Re-Timer"
"Decision Circuit", "SERDES"



- Transmitters are tested with eye diagram analysis but a Receiver Changes Everything
- Can no longer rely on how good the eye looks as a measure of performance....
 the eye shape only tells how nice the output stage is.

Bright... Shiny...
New...


Pristine bits out, 1...



Receivers are Tested with BER



Simplified Receiver Block Diagram





Agenda

- ① ① ②

- 4
- **5**

- 5 5 5 5 5 5 5 6 7

- 3
- 333333
- 4
 - - **Further Information**






- 3. The Effect of Clock Recovery on Jitter
- **Calibration Considerations** 4.
- 5. Measurements with CR Instruments
- 6. Summary










1. Need to Recover the Clock

6 7





2. Clock Recovery for Measurements

- (1) (2)
- 3
- 33333
- 4
- 4
- **(5)**
- **5 5**
- 5555555

- **6** <u>(7)</u>

- Clock recovery is also required for many test instruments which characterize serial data systems.
 - Recovering clock may be desirable even when Tx clock is available.
- Instruments which sample the data contiguously, such are 'real time' oscilloscopes, implement software based clock recovery.
 - Generally limited to lower data rates / limited measurement depth.
- Sampled data instruments require a hardware clock, derived from hardware clock recovery.
 - Sampling oscilloscopes for measuring higher data rates.
 - **Analyzing BERTs** for greater measurement depth or higher data rates.
- "Instrumentation Grade" clock recovery is required.
 - Calibrated, repeatable, and adjustable.











2. How Does a Clock Recovery Work?




3. Clock Recovery Tracking of Jitter – Cleaning the Regenerated Data



3. PLL Loop Response

6 7




- Variations in input frequency (edge rate) below the PLL roll off will be tracked by the VCO and appear in the recovered clock output.
- Variations in input frequency (edge rate) higher than the PLL roll off will **not** be tracked by the VCO and be removed from the recovered clock output.





3. The Loop Response

- Illustrated



3. Phase included in Jitter Transfer Function





4. Calibration Considerations: The Effect of Peaking
























6 7




Loop responses can have peaking.



- 2. Peaking can cause Jitter Amplification of jitter frequency components in the region affected.
- 3. Peaking can also occur in the Observed Jitter Transfer Function.



4. Experiment: The Effect of Peaking Illustrated



4. The Effect of Peaking Conclusions


4

(5)


4

 Jitter gain, particularly in a repeatered system, is highly undesirable.

2. Many **standards restrict** the amount of peaking allowed.



3. Peaking increases the noise/random jitter.







BERTScope[™] 5. Measurements: "Instrumentation Grade" Clock **Recovery Units**


Clock Recovery loop response affects the **amount of jitter** "seen" by serial



















(5) (5)





Peaking

The parameters must be **tightly** controlled for accurate and repeatable jitter measurements.

data analysis instruments.

Loop bandwidth



- The ability to **adjust** these parameters is often required. 3.
 - CR characteristics are often dictated by many Compliance Test Standards.
 - Setting the parameters to match those in receiver allows the instrument to "see" the data as receiver does in the real system.



5. Edge Density





















- Different data patterns have different "edge density" or "transition density".
 - A 1010 clock pattern has a 100 % edge density.
 - A true PRBS pattern has a 50 % edge density.



- The pattern's edge density effects the energy entering the PLL phase detector, which affects the loop response, loop bandwidth.
- 3. The calibration of loop response requires knowledge of the edge density.



5. CR Performance Considerations




















(5) (5) (5) (5) (5) (5) (5) (5)

6 7

- Performance specifications include Capture Range and Lock or Tracking range.
 - Capture Range maximum deviation from nominal clock frequency the PLL will lock on.
 - **Tracking Range** the maximum deviation from nominal clock frequency which the PLL will remain locked



High Capture and Tracking Range are needed for use with systems employing Spread Spectrum Clocking (SSC).



5. Measurements with a Clock Recovery Instrument?





33333

4

4



(5) (5)

<u>(5)</u>

(5) <u>(5)</u>

5 5


(5)

(5) (6) (7)

With additional internal components, a Clock Recovery Instrument can perform measurements as well.

- Jitter Spectrum, including SONET jitter generation measurements
- 2. Phase Lock **Loop Response**, such as is required by PCI Express
- 3. Examination of **SSC waveform** for troubleshooting


We'll look at each in more detail.








Relating Stress Types to Typical Loop Bandwidths, and Some Common Causes of System Interferences






What causes "poor bits"?





Agenda

- So What's the Problem?
- What Can Happen to Data?
- Measuring Insertion Loss
- Methods of Compensation
- Impulse Responses & FIRs
- PCIe Pre-Emphasis Example
- Designs of Equalization
- Summary







Pre-Emphasis & Equalization... What's the Big Deal?

- Higher data rates, longer distances, cheaper materials are a recipe for trouble
- Bandwidth limitations are caused by frequency dependent losses in all types of media

–E.g. 40" of FR-4 Material






Tektronix®

Impact of Bandwidth Limitations

 Bandwidth limitations create inter-symbol interference which eventually limit the ability to distinguish one bit from another






Noise/jitter closes-down the available headroom in the eye opening

Measured eye diagrams from a 40" PCI-Compliance ISI Trace, PRBS-7 Pattern



What Happens to Data?

• Using a 40" PCI-Compliance ISI channel at 5Gbps, PRBS data is significantly distorted




- Baseline wander follows consecutive bits in the bit pattern
- Certain bit patterns cause the worst opening
 - These will have high bit error rates



Channel Loss Causes Bit Errors Pattern Dependent

• In these types of channels, we can study bit error locations in the received pattern...



 Here we have found 2,291 bit errors that all happened at this most-distorted bit in the PRBS pattern




Loss Impact on Jitter Margin

- ISI adds to Deterministic Jitter
- RJ remains close to the same
- This closes-down the eye......and makes less margin
- At 5Gbps, 53% of eye is lost to jitter


We want to avoid this...

Measurement of Jitter Peak (BER Bathtub)

40" ISI Compliance Channel 5 Gbps, PRBS-7 pattern









Insertion Loss of Channel (continued)

Same can be done with a single step response...



Insertion Loss Measurement Comparison




(For all these PCIe experiments, a 7.5GHz BW filter was used for the time-domain captures, removing this filter increases S21 measurement range to >20GHz)

Tektronix

How Could You Correct For This?









Why Choose One Architecture Over Another?

- Channels have high frequency loss
 - so equalizers must have high frequency gain
- Equalizers therefore amplify high frequencies
- This amplifies noise as well as signal
- Noise is added by cross-talk, processing physics or noise interference at transmitters, receivers or channels
- Pre-emphasizing a transmitter avoids noises induced to the channel or receiver from being amplified
- •In **dynamic** systems, a receiver is required to **estimate** how much equalization is required which can motivate **receiver-based equalization**
- Different architectures imply different IC space/power requirements









Synthesizing the Equalization Filter

Time-domain or Frequency domain



Synthesizing the Equalization

Time-domain or Frequency domain (continued)




Filter response can be found by either transforming the inverse channel or by Deconvolving the time responses



Finite Impulse Response (FIR) Filters

•Linear Implementation that offers flat phase response




- This circuit performs a convolution of Data-In with Taps-heights
- An impulse in, yields tap-heights spaced by t_d out
 - Tap-heights, therefore, are set to be the impulse response
- A step in, yields an integration of the Tap-heights out
- Any number of taps can be used to generate any length of impulse response
 - But creating analog delays can be troublesome

Tektronix®

real-time

Digital Finite Impulse Response (FIR) Filters

• A clock is required and only digital 1's and 0's are processed




- Again, flat phase response
- Again, Tap-heights are set to the impulse response desired
- Delays elements implemented with clocking input
 - This tracks data rate




Desired Synthesized Response to an FIRNeed to Calculate Tap Heights

 After we've synthesized the desired step response, to use an FIR filter, we need to compute the tap heights







Relating Tap-Heights to Step Responses Digital FIR's only need simple addition/subtraction



Relating to Gen2 PCIe Example 5 Gbps over variable trace lengths




PCIe Eye Diagram






Impact of 2-tap Pre-Emphasis on PCIe Compliance BERTScope Channel – Frequency Domain




Impact on Pulses – Time Domain



Measurement of Single-Valued Waveforms On BERTScope




Pre-Emphasis Impact on Eye Diagrams



Measurement of Eye Diagrams on BERTScope 40" PCI Compliance ISI Board, 5Gbps PRBS-7 Data




Pre-Emphasis Impact on BER and Eye Margin



Decision Feedback EqualizationEffectively further open the eye


Correct baseline wander of received data stream by subtracting-



40" PCI Compliance ISI Board, 5Gbps PRBS-7 Data




Decision Feedback EqualizationBlock Diagram



- Clock recovery is required for the DFE to operate
- More or Less flip-flops can be used
 - This varies the amount of equalization



High-End Receiver-Side EqualizationBlock Diagram




• Implements a 4 tap linear equalizer with a 4 tap DFE



Case Study: Using BERT to Troubleshoot a Curious ISI Issue

Abstract

An interesting signal integrity problem in a Gb/s circuit was successfully identified with BERTScope Jitter Map. Here we look at the issue, its cause, and explain what was going on.





Introduction

In this customer example, the circuit of Figure 1 (a) is designed to pass data to greater than 12 Gb/s. As can be seen in (b), the eye diagram shows that as the data rate increases towards 12 Gb/s, jitter is more and more evident, rendering the circuit unfit for its intended purpose.




Figure 1: (a) shows the Gb/s circuit with input and output connectors. (b) is the eye diagram when 10.7 Gb/s PRBS-7 data is passed.

Tektronix®

It is worth taking a moment to look more closely at Figure 1 (b) because it is slightly unusual. In purely qualitative terms, it is reproduced in Figure 2 (a) and compared with (b) F/2 jitter and (c) inter-symbol interference (ISI) or dispersion induced by a long circuit board channel. F/2 jitter occurs where a circuit such as a 2:1 MUX has a timing imbalance between the inputs, producing alternate bits of different lengths, irrespective of whether they are zeroes or ones. From a purely eye diagram view, the issue looks most like F/2 subrate jitter, which, given that the circuit chain contains 2:1 MUX chips, makes sense. As we will see, this is also the wrong assumption to make.




Figure 2: The eye from our DUT (a) compared with a generic eye showing F/2 jitter (b), and circuit board ISI (inter-symbol interference) (c).



Using BERT Jitter Map Function

The picture becomes clearer as we look deeper. The eye does not look particularly noisy, and this is borne out by the BER Contour, which has closely grouped lines

(Figure 3 (a)).




Figure 3: Looking at our device more deeply with (a) BER Contour, (b) & (c) Jitter Map main view, and the Jitter Map subrate view (d).

Tektronix

Figure 3 (b) and (c) show the top level Jitter Map. Indeed, the RJ component is not a large part of the total; neither is the SRJ, or sub-rate jitter (c) & (d), so we are not facing an F/2 problem. As can be seen from (c), the biggest component of our jitter is ISI, and yet it looks different to regular circuit board ISI, having two very distinct and separate rising and falling edge paths, as shown when we look further at the ISI view (Figure 4). The graph in Figure 4 (b) distinctly shows early edges following an isolated one or zero, and late edges following several identical bits.




Figure 4:

ISI view showing edge timing per bit for the whole pattern (a), and zoomed in (b). The early bits all follow an isolated one or zero, whereas the late bits all follow several identical bits.



So What's Going On?

The circuit is partly composed of a series of stages such as is loosely depicted in Figure 5. The resistive splitter and the internal wire bonding of the low cost plastic package both have slight inductive issues, resulting in a mild low pass filtering effect. The effect of them together, over multiple stages, exacerbates the situation, resulting in a relatively severe overall filter response – "death by a thousand cuts."




Figure 5:

One stage of the test circuit has a (differential) resistive splitter followed by a 2:1MUX.


The MUX is in a low cost plastic package that uses relatively long wire bonds internally to connect the substrate to the package pins.



ISI results from frequency response issues, frequently from bandwidth limitations of a signal path.

A common type of ISI comes from high frequency loss in circuit board material. This usually has a fairly linear slope, which essentially starts at DC, as represented in Figure 6 by the blue line.

In the case of our device under test, the loss in the individual stages sum together, forming a higher order low pass filter which starts attenuating at a higher frequency and has a steep slope, more like the purple line in the figure.








Figure 7:

Two example square wave bit sequences (a) displayed in the time domain (b) showing how the filtering might affect the harmonics of the higher frequency pattern and not any lower frequency ones.






Figure 8: For our eye in (a), a step response would look something like the blue line in (b), where the pulse doesn't reach full height until somewhere between the period for 1 and 2 UI.

This is a little like the 0011 case of (c), where the trace reaches full height by the right hand side of the eye diagram. However, if the same trace were part of a bit sequence such as 0010, then it would be diving downwards before it had reached full height.

Thus we have a situation where some sequences start downward transitions from a lower point than the others, resulting in two different edge placement times. For the circuit board ISI case, it takes many more bits before full height is reached, resulting in many starting levels for transitions.

Tektronix®

A Quick Experimental Validation





Figure 9:

A quick experiment simulating the result we saw for the device under test

A generator (a) supplies several 5 Gb/s signals to an analyzer; the analyzer implements the response (b) black line. Three patterns are used (c), (d), (e), and two distinct edge positions are visible.





In Figure 9 (c) and (d) the edge locations are identical, and it can reasonably be expected that lower frequency patterns would do the same.

The highest frequency pattern, 1010, has an entirely different and shifted edge position, and this bears out the hypothesis that the original device under test has an ISI issue resulting from a frequency response that is flat for lower frequency components, and rolls off sharply for higher frequencies.



Summary

As we saw from the clues in Jitter Map measurements of our target device, the design suffered from ISI originating from two sources; one being the plastic packaging of the IC, which made the circuit unusable.

Jitter Map was useful in showing definitively that this was not an F/2 problem but ISI applying to the highest frequency content transitions differently than to the rest; we also used an experiment to successfully prove the type of frequency response we were facing.

Subsequent testing of the same device in a ceramic package with significantly shorter wire bonding allowed it to reach adequate performance without significant ISI being visible in the eye.



