



# 太克超完美量測技術進化課程(二)

## 輕鬆解決最新SATA/SAS 測試技術挑戰




Eric Shen  
太克科技 應用工程師

# Storage PHY Test Solutions










# Storage Timelines and Solutions Development



# 12G+ Design Problem: 1000mV, FFE, Crosstalk, DFE, 50mV

- Crosstalk and signal loss problems are the largest design challenge today.
- Significant advances in high tap count Decision Feedback Equalization are key to operating at 12G+.



# NEW Measurement for Crosstalk/ISI Evaluation

- SAS3\_EYEOPENING\* Measurement for accurate analysis of ISI and crosstalk effects
- Provides measure of relative vertical eye opening after reference equalization





Figure Fe – Simulated Vertical eye opening and reference pulse response cursor

Source: 12-244r3

\*Note, this measurement is similar to the SAS-2 Waveform Distortion Penalty (WDP) measurement but also includes Tx EQ in addition to Rx DFE. The code was provided and distributed through the T10 Technical Committee and permission has been granted for Tektronix to reuse.

# SAS3\_EYEOPENING provides 4 different metrics


1. Relative Vertical Eye Opening: A direct indication of how much margin there is after equalization
  - Takes into account un-compensable ISI and crosstalk
  - ISI and crosstalk broken down in report
2. Main Cursor Amplitude: A direct indication of the amplitude after equalization
  - Assumes 800 mVppd max. TX launch amplitude, unless data is captured
3. Maximal FFE correction: A direct indication of how much FFE correction is required by the transmitter
  - $\text{Max}(\text{abs}(\text{Cpre}/\text{Ccntr}, \text{Cpost}/\text{Ccntr}))$
4. - Maximal DFE correction: A direct indication of how much DFE correction is required by the receiver
  - $\text{Max}(\text{abs}(\text{DFE}/\text{Main}))$




# SAS-3 PHY Transmitter Solution – Option SAS3

Test0	Parameter	Conformance Min/Max
5.1.1	Maximum Noise During OOB IDLE	< 120 mV
5.1.2	OOB Burst Amplitude	> 240 mV
5.1.3	OOB Offset Delta	+/- 25 mV
5.1.4	OOB Common Mode Delta	+/- 50 mV
5.2.1	SSC Modulation Type	Center-, No- and Down-spreading
5.2.2	SSC Modulation Frequency	30 kHz < SSC <sub>freq</sub> < 33 kHz
5.2.3	SSC Modulation Deviation	+/- 1000 ppm (center), 0 ppm (no spread) or +0/-1000 ppm (down)
5.2.4	SSC DFDT	850 ppm/μs
5.3.1	Physical Link Rate Long Term Stability	+/- 100 ppm
5.3.2	Common Mode RMS Voltage	< 30 mV
5.3.3	Common Mode Spectrum Mask Hits	Below Spectrum Limit Lines (0.1 to 6 GHz)
5.3.4	Peak to Peak Voltage	850 mV < Vpk-pk < 1200 mV
5.3.5	VMA	> 80 mV
5.3.6	Rise Time	> 20.8 ps
5.3.7	Fall Time	> 20.8 ps
5.3.8	Random Jitter	0.15 UI (12.5 ps)
5.3.9	Total Jitter	0.25 UI (20.8 ps)
5.3.10	SAS3_EYEOPENING	> 55 %
5.3.11	Pre Cursor Equalization	1 V/V < R <sub>pre</sub> < 1.67 V/V
5.3.12	Post Cursor Equalization	1 V/V < R <sub>post</sub> < 3.33 V/V

## SAS3 12 Gb/s Tx Test Software



## Common Mode Spectrum Measurement



# SAS-3 PHY Transmitter Solution – Option SAS3


- Automated transmitter validation for SAS-3 12Gbps physical layer specification
- Integrated SAS3\_EYEOPENING measurement for accurate analysis of ISI and crosstalk effects and relative vertical eye opening after reference equalization
- Easily reconfigure existing measurements to create user-specified test parameters or test limits
- Multiple plots and measurement configurations provides a quick comparison of the same acquired data with different settings
- Simultaneous two lane testing of primary and secondary ports
- Detailed test reports with screenshots, setup details, and pass/fail limits




# Beyond Compliance

- How much margin is there in my design?
- How many DFE/FFE taps are needed to meet the system budget?
- What is longest channel (cable/backplane) the system can tolerate?
- How does process/voltage/temperature affect device performance?



1m cable



2m cable




3m cable




# Flexible Link Analysis Tools – option SDLA


- DFE/FFE modeling
  - Reference equalizer vs. vendor-specific
  - Equalizer implementation for PHYs
- Enhanced de-embedding
  - Full four-port network characterization
- Channel emulation for margin analysis



# SAS Receptacle Test Adapter




Sdd21 (1x Thru) => -3dB@26 GHz



# Test Fixture De-embedding


- Why de-embed?
  - Tx measurements referenced to die (ET)
  - Improve margin with removal of fixture effects
- S-Parameters acquired from calibration fixture or model extraction
- Use inverse response to compensate for loss



	Before De-Embed	After De-Embed
Eye Height	711 mV	770 mV
Rise Time	57	37

# Bandwidth Considerations

## SAS PRBS11 12G NRZ Power Spectrum



# Recommended Equipment


The following components are required for performing SAS12 Tx measurements

- DSA/DPO/MSO70K(C/D) Series Oscilloscope with Opt. 5XL or higher (Min. 20 GHz BW,  $\geq 25$  GHz recommended\*)
- DPOJET Advanced (DJA) - Prerequisite
- Option SAS3
- Test Fixtures:
  - TF-SAS-TPA-R SAS Gen3 Receptacle Adapter (drive form factor) or
  - TF-SASHD-TPA-R miniSASHD 12G SAS Receptacle (mini SAS HD 4i/x cables) or
  - Set of TF-SASHD-TPAR-P miniSASHD 12G SAS (Right Side) Plug and TF-SASHD-TPAL-P miniSASHD 12G SAS (Left Side) Plug (x8)
- PMCABLE1M or equivalent Phase Matched Cable Set (qty: 2)



# SAS Implications for Receiver Testing

- System margins are decreasing, testing the transmitter only does not imply interoperability
- Receiver test requirements are expanding and will include testing with a crosstalk, ISI and Tx/Rx EQ
- Transmitter Equalization requires pre/post-cursor control
- Receiver Equalization is more sophisticated
  - Behavior equalizers (Continuous Time Linear and 5-tap Decision Feedback Equalization) must be used to compensate for channel loss
  - Transmitters must support back channel negotiation to auto-negotiate with Receivers to determine optimal equalization settings for testing



# SAS 12 Gb/s Rx Test Setup

- Similar to SAS 6 Gb/s Rx configuration
- Rx calibration -> CJTPAT -> BER test
- Tektronix Method of Implementation (MOI) provides complete Rx Test procedure





Figure 129 — Stressed receiver device jitter tolerance test block diagram

## SAS 12 Gb/s Rx MOI




# Receiver Test Made Easy the BERTScope

Stressed Pattern Generator

1



DPP provides pre-emphasis to emulate compliant transmitter




Error Detector

2




CR recovers a clock from the retransmitted data from the DUT


From Stressed Pattern Generator




To Error Detector



Device Under Test (DUT)




loopback



Bits come back from DUT to **Error Detector** and compared to expected pattern for Bit Error Ratio (BER) measurement

# SAS 12G Rx Equipment



# Trained Link for Jitter Tolerance Test

- Complete Rx test exercises both CDR and Tx/Rx EQ capabilities
- Link optimization options
  - Iterate possible Tx/Rx EQ states and apply from 'best' optimized eye
  - Directly apply Preset based on typical configuration for worst case channel





Figure Fh – Stressed receiver transmitter equalization adjustment

# Stressed Pattern Calibration – Putting it Together

DPP125  
Pre-Emphasis





1 Stressed  
Pattern  
Generator




2



Channel (crosstalk/ISI)



DPO/DSA72504D



BERTScope



3

Link  
Training

Physical  
Setup

RJ/SJ  
Calibration

ISI  
Calibration

Crosstalk  
Calibration

Tx/Rx  
Training

RX Testing





# Complete Tektronix SAS Testing

## Receiver Tests/Active Cable Tests

**RSG/RMT**- Receiver Silicon, Active cable characterization and Compliance testing capability to 26 Gb/s

**BSA125C** with option **JMAP**, **STR** & **SF**  
**DPP125B** and **CR125A** for Digital Emphasis and Clock recovery



## Channel Tests

**ICR**: Insertion Loss/Crosstalk analysis.

**Rx/Tx** - Device and Host electrical channel performance, Crosstalk, Impedance and return loss

**DSA8300** Sampling Oscilloscope  
**80E10** TDR Sampling Module for DSA8300 Sampling Oscilloscope



## Passive Cable Tests

Cable crosstalk, skew and frequency domain measurements, **sdd21**, **sdd11**.

**80SICON** S-Parameter Analysis software

## PHY, TSG, and OOB Tests

**PHY** – Signal timing stability and SSC analysis.

**TSG** – Transmitter AC parametric, Jitter, Amplitude.

**OOB**- Out Of Band signal validation

**DSA72504D** Real-Time Oscilloscope

**Option SAS3** 12 Gbps Tx Test Software


**TekExpress SAS** 6 Gbps Physical Layer Test software

**DPOJET** Jitter/Eye Analysis software





# Serial ATA PHY Validation



# Basics of Serial ATA PHY Testing

Startup



- Configure
- Calibrate

Validate

- Acquire
- Analyze

Report

- Save data
- Scorecard




The screenshot shows a Microsoft Excel spreadsheet titled 'phytest\_00p\_Serial ATA.xls'. The spreadsheet contains test results for a Serial ATA PHY test. The columns include 'Test ID', 'Measurement details', 'Units', 'Platform', 'Nominal Rate', 'Rate (Hz)', 'Max Rate', 'Error Margin', 'COMPLIANT', 'PASS/Fail', 'Error Count', and 'Status'. The data is organized into rows, with a summary row at the bottom showing the overall test results.

Test ID	Measurement details	Units	Platform	Nominal Rate	Rate (Hz)	Max Rate	Error Margin	COMPLIANT	PASS/Fail	Error Count	Status
PHY001	Channel Clock to Data Transition	ps	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY002	Transition Jitter	ps	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY003	Minimum Differential Voltage Amplitude	mV	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY004	Differential Output Voltage Option 1	mV	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY005	Differential Output Voltage Option 2	mV	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY006	Signal Spectrum Modulation Frequency	Hz	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY007	Signal Spectrum Modulation Deviation	Hz	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY008	Differential Output Voltage	mV	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY009	Signal Spectrum Modulation Frequency	Hz	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY010	Signal Spectrum Modulation Deviation	Hz	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY011	Channel Clock to Data Transition	ps	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY012	Transition Jitter	ps	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY013	Minimum Differential Voltage Amplitude	mV	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY014	Differential Output Voltage Option 1	mV	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY015	Differential Output Voltage Option 2	mV	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY016	Signal Spectrum Modulation Frequency	Hz	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY017	Signal Spectrum Modulation Deviation	Hz	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY018	Differential Output Voltage	mV	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY019	Signal Spectrum Modulation Frequency	Hz	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY020	Signal Spectrum Modulation Deviation	Hz	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY021	Channel Clock to Data Transition	ps	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY022	Transition Jitter	ps	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY023	Minimum Differential Voltage Amplitude	mV	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY024	Differential Output Voltage Option 1	mV	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY025	Differential Output Voltage Option 2	mV	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY026	Signal Spectrum Modulation Frequency	Hz	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY027	Signal Spectrum Modulation Deviation	Hz	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY028	Differential Output Voltage	mV	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY029	Signal Spectrum Modulation Frequency	Hz	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY030	Signal Spectrum Modulation Deviation	Hz	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY031	Channel Clock to Data Transition	ps	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY032	Transition Jitter	ps	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY033	Minimum Differential Voltage Amplitude	mV	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY034	Differential Output Voltage Option 1	mV	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY035	Differential Output Voltage Option 2	mV	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY036	Signal Spectrum Modulation Frequency	Hz	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY037	Signal Spectrum Modulation Deviation	Hz	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY038	Differential Output Voltage	mV	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY039	Signal Spectrum Modulation Frequency	Hz	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY040	Signal Spectrum Modulation Deviation	Hz	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY041	Channel Clock to Data Transition	ps	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY042	Transition Jitter	ps	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY043	Minimum Differential Voltage Amplitude	mV	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY044	Differential Output Voltage Option 1	mV	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY045	Differential Output Voltage Option 2	mV	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY046	Signal Spectrum Modulation Frequency	Hz	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY047	Signal Spectrum Modulation Deviation	Hz	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY048	Differential Output Voltage	mV	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY049	Signal Spectrum Modulation Frequency	Hz	HP10	15000	15000	15000	0.000	0	0	0	Pass
PHY050	Signal Spectrum Modulation Deviation	Hz	HP10	15000	15000	15000	0.000	0	0	0	Pass

# SATA UTD 1.4 TSG/PHY/OOB Measurements

Drive : PHY-TSG-OOB SATA Gen 3-UTD 1.4-All

Select	Test Name
<input checked="" type="checkbox"/>	Informative-df/dt Measurement
<input checked="" type="checkbox"/>	Informative-Eye diagrams
<input checked="" type="checkbox"/>	OOB01-OOB Signal Detection Threshold
<input checked="" type="checkbox"/>	OOB02-UI During OOB Signaling
<input checked="" type="checkbox"/>	OOB03-COMINIT_RESET and COMWAKE Transmit Burst Length
<input checked="" type="checkbox"/>	OOB04-COMINIT_RESET Transmit Gap Length
<input checked="" type="checkbox"/>	OOB05-COMWAKE Transmit Gap Length
<input checked="" type="checkbox"/>	OOB06-COMWAKE Gap Detection Windows
<input checked="" type="checkbox"/>	OOB07-COMINIT Gap Detection Windows
<input checked="" type="checkbox"/>	PHY01-Unit Interval
<input checked="" type="checkbox"/>	PHY02-Frequency Long Term Stability
<input checked="" type="checkbox"/>	PHY03-Spread-Spectrum Modulation Frequency
<input checked="" type="checkbox"/>	PHY04-Spread-Spectrum Modulation Deviation
<input checked="" type="checkbox"/>	TSG01-Differential Output Voltage-Option 1
<input checked="" type="checkbox"/>	TSG01-Differential Output Voltage-Option 2
<input checked="" type="checkbox"/>	TSG02-Rise-Fall Time
<input checked="" type="checkbox"/>	TSG03-Differential Skew
<input checked="" type="checkbox"/>	TSG04-AC Common Mode Voltage
<input checked="" type="checkbox"/>	TSG05-Rise-Fall Imbalance
<input checked="" type="checkbox"/>	TSG06-Amplitude Imbalance
<input checked="" type="checkbox"/>	TSG09-TJ at Connector, Clock to Data, fBAUD-500
<input checked="" type="checkbox"/>	TSG10-DJ at Connector, Clock to Data, fBAUD-500
<input checked="" type="checkbox"/>	TSG11-TJ at Connector, Clock to Data, fBAUD-500
<input checked="" type="checkbox"/>	TSG12-DJ at Connector, Clock to Data, fBAUD-500
<input checked="" type="checkbox"/>	TSG13-Transmit Jitter
<input checked="" type="checkbox"/>	TSG14-TX Maximum Differential Voltage Amplitude
<input checked="" type="checkbox"/>	TSG15-TX Minimum Differential Voltage Amplitude
<input checked="" type="checkbox"/>	TSG16-Tx AC Common Mode Voltage



- Different test program and degrees of regression testing user selectable.
- Debug and diagnostic tools (Informative measurements)
- Updated SATA Gen3 measurements
  - New OOB patterns
  - TSG ECN additions



# AWG Device State Control

Real Time Scope	DPO72004B ( GPIB8:1::INSTR )
BIST-L initialization by	Auto
Set scope scale, resolution and sampling rate	Custom Utility
Set vertical scales automatically	Operation without AWG
BIST-L validation required	Always
Number of times AWG is turned ON/OFF for putting DUT in BISTL mode	2
Horizontal scale for PHY-TSG BIST-L acquisition (us/div)	4
Resolution for PHY-TSG BIST-L acquisition (ps/pt)	20
OOB validation required	First time only

- DUT control a significant challenge
  - BIST-L (loopback) required for compliance
- AWG has a successful track record of DUT control
  - Initiates loopback while seamlessly transitioning to Tx/Rx testing
- 3<sup>rd</sup> party tools available (Drivemaster, serial port control)


The screenshot shows the Tektronix AWG7102 software interface. The 'Sequence' window displays a list of waveforms with the following columns: Index No, Ch 1 Waveform, Wait, Repeat, Event Jump To, and Go To. A red vertical line is drawn through the sequence, with labels 'BIST-L Initiator Sequence' and 'Stress Patterns' pointing to it. A yellow vertical line is also present, with the label 'Diagnostic Patterns' pointing to it.

Index No	Ch 1 Waveform	Wait	Repeat	Event Jump To	Go To
1	Gen2 30kHz 62_5sj		10		
2	crs01+ 16x_24Gs				
3	IDLE-12x		10		
4	cwke01+ x16_24Gs				
5	IDLE-12x		5		
6	D10_2710_24Gs		20		
7	-align_32_24Gs		400		
8	-sync_256_al2_24Gs		65000		
9	-sync_256_al2_24Gs		65000		
10	-sync_256_al2_24Gs		65000		
11	-r_rdy32_24Gs		100		
12	-align_32_24Gs				
13	-r_rdy32_24Gs		10		
14	-r_ip32_24Gs		2		
15	-r_ok32_24Gs		2		
16	-align_32_24Gs		10		
17	-sync_256_al2_24Gs		10		
18	-x_rdy32_24Gs		20		
19	-SOF_24Gs				
20	-wtrm+ 24Gs		20		
21	-wtrm+ 24Gs		70		
22	-sync_256_al2_24Gs		200		
23	Gen2 30kHz 62_5sj		7		
24	HFTP		Infinite		
25	RS G03-a-2A-10MHz-...		Infinite		
26	RS G03-a-4A-10MHz-...		Infinite		
27	RS G03-b-2A-33MHz-...		Infinite		
28	RS G03-b-4A-33MHz-...		Infinite		
29	RS G03-c-2A-62MHz-...		Infinite		
30	Gen3-FCP-2A-Clean		Infinite		
31	Gen3-FCP-2A-1Err		Infinite		
32	Gen3-FCP-4A-Clean		Infinite		
33	Gen3-FCP-4A-1Err		Infinite		




# The SATA Ecosystem: Now

Today, SATA is expanding in specialized low power, compact and high performance areas with BGA and SATA-Express Solutions recently approved by SATA-IO.




# Enabling the New SATA Express Ecosystem

## Desktop Connector **Concept**



# Enabling the New SATA Express Ecosystem




## Desktop Cables **Concept**

- SATA devices will coexist with next generation PCIe devices
- SATA cost/performance benefits
- Requires a connector that supports both PCIe and SATA
  - Allows a single motherboard (backplane) connector to support both interfaces
- HDD-compatible form factors to be defined for PCIe devices
  - Enables system-level mechanical compatibility
  - Preserves high-capacity storage

SATA-IO CabCon has been chartered to develop SATA compatible connectors and form factors for PCIe SSD/hybrid drives

# Physical Connections

Pinout Table for Host Backplane Connector



Signal List Summary

Usage	Signals	Contacts
x2 PCIe muxed with SATA	2*(Tx and Rx pairs) + GND pins	14
Power	5V and 12V + GND pins	10
Device Activity Signal/Disable Staggered Spinup (optional)	DAS/DSS	1
SATA/PCIe DEVSLP	DEVSLP	1
PCIe sideband	PERST#	1
PCIe/SATA Interface Detect	IFDet	1
Reserved	RSVD	1

Source: SATA Express Specification (Technical Proposal)

# SATA Express = PCIe PHY Layer

- Tx Test parameters
  - Voltage
  - Package Loss
  - Transmitter Equalization
  - Jitter

**Jitter and Eye Diagram Analysis Tools**


Standard: PCI Express 3.0  
Test Point: R30\_BaseMeas\_FS

Measurement	Source(s)
V-TX-EIEOS-FS	Math1
ps21TX	Math1
T-TX-UTJ	Math1
T-TX-UDJDD	Math1
T-TX-DDJ	Math1
T-TX-UPW-TJ	Math1
T-TX-UPW-DJDD	Math1
Eye Diagram	Math1
UI	Math1

Control buttons: Clear, Recalc, Single, Run, Show Plots

# Clocking Architectures – PCIe vs. SATA

- SATA
  - Supports SSC
  - Embedded clock
- PCIe
  - Three different synchronization methods
    - Forwarded Ref clock
    - Data clocked Ref clock
    - Separate Ref clock
- Client PCIe application
  - > no need for "refclk"




Separate Ref clock model for PCIe/SATA

\* PCI-SIG proposal under review



# Tektronix Solutions for SATA Express Measurements

- Option PCE3 for DSA/DPO/MSO70K Scopes
- Support for Base Spec measurements
- Support for CEM Specification
- Supports all versions of PCI Express



# Demo

