




Memory Interface Verification and Debug

Customer Presentation
Version 1.0





Tektronix[®]

Memory Validation Continuum




Memory Interface Analog Validation

Measure the analog signal characteristics; trtf, Vmin/max, jitter, eye size, crossover, strobe/clock alignment, etc.



DDRA Features and Benefits

Complete Solution for Memory Interface Physical Layer Test




Feature	Benefits
Memory Validation and Debug	Comprehensive support for validation of multiple memory standards including DDR4 and LPDDR3 the newest standards targeted for Server/Computer and Mobile handsets.
Selectable Speed Grades	Support for various JEDEC specification defined speed grades as well as custom speeds
Auto Configuration Wizard	Easily set up the test configuration for performing the analysis.
Qualified Multi-Rank Measurements	Isolate measurements to a rank of interest by using the chip select signal in a multi rank configuration
Cycle Type Identification	Navigate and Timestamp all the READ and WRITE cycles in an acquired record using Search and Mark
Visual Trigger / Pin Point Triggering	Quickly trigger, isolate and capture events of interest with Pin-Point HW Triggering combined with Visual Trigger and Active Search and Mark capabilities in Tektronix Oscilloscopes, making them an indispensable tool for Memory Interface Validation.
De-embedding	De-embed the effects of the Interposers and Probes to provide more accurately representation of the signal.
Test Selection	Provides the ability to select the Memory specification and the Speed Grade against which the analysis needs to be done as well as individual tests or group of tests to perform targeted analysis.
Reporting	Automatically generate consolidated reports that include pass/fail results, statistical measurement information as well as details about the test setup
Conformance and Debug	Quickly switch into debug mode in case a system fails conformance tests and use the DPOJET jitter analysis package
Probing Solutions	P7500 Trimode Probe Family and Micro-Coax Tips combined with Nexus Technology Interposers for various memory standards and packaging types results in a complete probing system that provides easy access to memory interface signals and allows making differential, single-ended, and common mode measurements accurately and definitively
Digital Channels on MSO	Address/Command signals acquired on the digital channels of the Mixed Signal Oscilloscope can be used to precisely qualify bus cycles or events of interest as well as perform timing measurements
Analysis and Debug Tools	Tektronix provides a broad range of tools for Electrical Test, Logic Debug and Execution Validation.

Supported Standards


- Comprehensive coverage of multiple JEDEC memory standards in a single package
- Support for all the JEDEC defined speed grades in each standard as well custom settings
- JEDEC Standards specify measurements & methods

Memory Type	JEDEC Specification
DDR	JESD79E
DDR2	JESD79-2F
DDR3	JESD79- 3F
DDR3L	JESD79-3-1
DDR4	JESD79-4
LPDDR	JESD209A
LPDDR2	JESD209-2E
LPDDR3	JESD209-3
GDDR5	JESD212



Test Setup and Configuration

- All the tests are logically grouped based on the input source requirement
 - READ
 - WRITE
 - CLOCK
 - ADDR/CMD
- Quickly set up the test configuration by selecting a complete group or individual tests for targeted analysis.
- Flexible input source requirement, inputs are not hardwired to a particular Oscilloscope channel.




Burst Detection

- Read / Write bursts are automatically detected for analysis purposes
- Several different techniques are used for Read/Write Burst Separation
 - DQ/DQS phase alignment: DQ and DQS have different phase relationship in Read and Write bursts
 - CS, Latency + DQ/DQS Phase Alignment: CS is used to qualify the occurrence of a burst, followed by DQ/DS phase relationship to distinguish between Read/Write
 - Logic State + Burst latency: The command bus probed using the digital channels on the MSO is used to identify Read/Write commands on the command bus are quality and distinguish Read and Write bursts
- Options are provided to adjust the levels to improve burst detection in systems with lower signal integrity





RAS# WE# CAS# CS#



DQ0

DQS0



Burst Detection

- Easily Identify, Mark & Measure all Read / Write bursts
 - Scroll through marked reads / writes across the entire waveform record
 - Measurements performed on ALL Reads/writes within an acquisition



Reports

- Analysis results are compiled into an HTML report enabling easy report management and distribution.
- Report includes
 - Measurement results
 - Pass/Fail test results based on specification values
 - Summary and detail plots
 - Oscilloscope screenshots
 - Measurement and Instrument configuration summary
- Report contents are user definable content
- Provision to append more results later


Measurement Results

Description	Mean	Std Dev	Max	Min	p-p	Population	Max.cc	Min.cc
Data Eye Height, DQ, DQS	485.04mV	53.316mV	522.74mV	447.34mV	75.400mV	2	0.0000V	0.0000V
Current Acquisition	522.74mV	0.0000V	522.74mV	522.74mV	0.0000V	1	0.0000V	0.0000V
Data Eye Width, DQ, DQS	761.25ps	15.916ps	772.50ps	749.99ps	22.509ps	2	0.0000s	0.0000s
Current Acquisition	772.50ps	0.0000s	772.50ps	772.50ps	0.0000s	1	0.0000s	0.0000s


Pass/Fail Summary There were no pass/fail limits defined for the selected measurement(s).

Plot Images

Measurement Plot(s)



Oscilloscope Waveform



DDR Analysis

Setup

Results

Plots

Reports

Overall Test Result: ✖ Fail

View Summary Expand

Description	Pass/Fail	Mean	Std Dev	Max	Min	p-p	Population
Data Eye Width, DQ...	✖ Fail	277.69ps	0.0000s	277.69ps	277.69ps	0.0000s	1
tDH-Diff(base), DQS...	✔ Pass	517.93ps	78.008ps	908.52ps	214.20ps	694.32ps	856
tDQSH, DQS	✔ Pass	1.2500ns	6.7707ps	1.2692ns	1.2249ns	44.286ps	898
tDQSL, DQS	✔ Pass	1.2479ns	6.6527ps	1.2663ns	1.2240ns	42.297ps	783
tDS-Diff(base), DQS...	✖ Fail	581.49ps	132.47ps	929.69ps	6.8603ps	922.83ps	951
High Limit							
Low Limit	✖ Fail				75.000ps		
Current Acquisition		581.49ps	132.47ps	929.69ps	6.8603ps	922.83ps	951

Options

Clear

Recalc

Single

Run


Show Plots

Advanced Setup

DPOJET

Beyond DDRA


- Tektronix Oscilloscopes come with several tools that aid in debug of Memory Interfaces
 - DPOJET advanced Jitter analysis toolkit
 - PinPoint Triggering
 - Visual Trigger
 - Mask Testing
 - Advanced Search and Mark




Signal Analysis & Debug

DDRA + DPOJET

- DDRA is not a closed tool – seamlessly links directly to DPOJET for measurement analysis
- Opportunity to change or fine-tune settings, add new measurements as needed



- DPOJET - powerful measurement engine for DDRA
- All settings are explicit – you can see them and change them.



“One Click” access to DPOJET & back



DPOJET Debug Tools

- “Find Worst Case Events” feature
 - Zoom to waveform from Min / Max for each measurement




Pinpoint Triggering

- Fastest way to solve sophisticated Memory signaling issues
 - Superior real-time insight into the complex signaling
 - DPX (FastAcq) and Pinpoint Triggering gives you “the power to see what others can’t”
 - FastAcq shows any disparities on signals, like infrequent glitch’s




Visual Trigger

- 8 customizable zones to quality HW trigger setup
- Areas may be resized or moved after creation
- Four standard shapes supported (rectangle, triangle, hexagon, trapezoid)
- Custom shapes may be built from templates up to 48 vertices
- Areas are “keep in” or “keep out” and can be applied to either trigA or trigB.
- Can be used to
 - Separate Read / Write Bursts
 - Separate ranks
 - Look for pattern dependencies
 - Enable persistence eye diagrams





Visual Trigger Used For DQ Pattern Detection

010000X Pattern



Advanced Search and Mark

- Scans entire acquisition for multiple occurrences of an event and marks each occurrence
- Extends across live data, stored as well as math waveforms.
- Integrated with Trigger function and extends it
 - Marks all events in the current acquisition that match the trigger setup
- Integrated with DDRA
 - DDRA uses ASM to mark all the events of interest and the marked events are used as gates for analysis by DDRA



Advanced Search and Mark

- Tabular Results and Navigation
 - Events by Type – read/write or other events
 - Time stamps, delta-times between events
 - Intuitive navigation – Zoom on the burst of interest
- ‘Stop on Found’ works as a pseudo-trigger mode

The screenshot displays the 'Results: Counts' and 'Results: Mark Table' sections of the Tektronix oscilloscope interface. The 'Results: Counts' section shows a summary of events, while the 'Results: Mark Table' provides a detailed view of individual marks with their time deltas.

Results: Counts

Select	Type	Source	Count
1	DDR Read	Ch 1,Ch 2	130
2	DDR Write	Ch 1,Ch 2	157

Results: Mark Table

	Index	Type	Src	Location	Time Delta					Description				
					sec	ms	us	ns	ps					
	1	DDR Write	C1	-8.579us						DDR3 - WRITE - 1.066G				
Z2	2	DDR Write	C1	-8.496us	000	000	000	082	480	DDR3 - WRITE - 1.066G				
	3	DDR Write	C1	-8.414us	000	000	000	082	520	DDR3 - WRITE - 1.066G				
Z1	4	DDR Write	C1	-8.331us	000	000	000	082	500	DDR3 - WRITE - 1.066G				
	5	DDR Write	C1	-8.29us	000	000	000	041	240	DDR3 - WRITE - 1.066G				
	6	DDR Write	C1	-8.208us	000	000	000	082	500	DDR3 - WRITE - 1.066G				
Total Marks: 287					ΔZ1,Z2					000	000	000	164	000
					ΔZ2,Z3									
					ΔZ1,Z3									

Search Marks

Save Save All Clear Digits >>

All Marks

<<Digits Export Clear

View

Count



Memory Probing

- Computer Systems use standardized DIMM's for which several probing solutions are available
- Memory in Embedded Designs is usually directly mounted on the PCB.
- Memory Components use BGA or PoP Packages
 - Reduces the parasitics, enabling performance at higher speeds
 - Mandate from JEDEC
- Probing a BGA or PoP package is Difficult
 - Unable to probe at the Balls of the Device
 - Probing at a connector, trace, or a via is not the same as probing at the device
 - Not a true representation of the signal




TriMode Probing

- TriMode, with a single probe-DUT connection, allows:
 - Traditional differential measurements: $V+$ to $V-$
 - Independent single ended measurements on either input
 - $V+$ with respect to ground
 - $V-$ with respect to ground
 - Direct common mode measurements: $((V+) + (V-))/2$ with respect to ground
- Many standards require both differential and single-ended voltage limit measurements. Requires two separate probes – Until Now!




Before and After



Before TriMode Probing

- 1 Probe for Differential
- 2 Probes for SE and Common Mode
- or
- 1 Probe Soldered and Re-soldered 3 times
- 2 Probes for Common Mode




After TriMode Probing

- 1 Probe and 1 setup for Differential, SE and Common Mode

Memory Component Interposers


- Provide easy access to signals of Interest
- Controller Impedance path with embedded resistor for good signal Integrity
- De-embed filters to remove effects of interposer tap trace
- SPICE model available upon request for simulation and analysis

Memory Standard	Supported Form Factors	Interposer Types
DDR2	– BGA	– Socketed Interposer – Direct Attach Interposer
DDR3	– BGA	– Socketed Interposer – Direct Attach Interposer – MSO DIMM Interposer – Instrumented DIMM
DDR4	– BGA	– Socketed Interposer – Direct Attach Perimeter Interposer – MSO DIMM Interposer – Instrumented DIMM
LPDDR2	– BGA – PoP	– Socketed Interposer – PoP Interposer
LPDDR3	– BGA – PoP	– Socketed Interposer – PoP Interposer
GDDR5	– BGA	– Socketed Interposer – Direct Attach Interposer



De-embedding

- In order to remove the effects on the Interposer, probe tips and probes de-embedding must be considered.
- De-embedding filters will be available for the interposers upon request. These de-embedding filters are developed assuming nominal values
- For more accurate characterization for a particular setup SDLA visualizer for Real time scopes can be used





Memory Interface Digital Validation

Measure the digital logic state and cycle based timing characteristics for diagnostic and troubleshooting purposes



DDR4 Memory Component Interposers

- MCI's are used for probing signals from individual Memory Components
- Comes with a Custom Socket that needs to be soldered to Target system
- Quickly swap TLA & oscilloscope interposers on the same target. Quickly move interposers to different target.
- No special footprints or special routing requirements
- Memory Component Interposer Types
 - Logic Analyzer and Oscilloscope
 - Direct Attach or Socketed interposers
 - x4/x8 and x16 Memory Component types



DDR4 ACC Interposers


- Protocol / Execution Validation
 - DIMM and SODIMM Interposers
 - Targeted for protocol compliance analysis
 - Automated Setup
 - Use with Nexus Compliance Analysis S/W
 - Compatible with P6960HCD or NEX-PRB1XL



Introducing New DDR3/4 High Speed Interposer

Next Generation DDR3/4 Probing Technology

Gain Unprecedented Visibility Into Your
DDR3/4 Signal Activity



DIMM Interposer



SODIMM Interposer

Collaborative design combining years of Logic Analyzer acquisition and DDR3 probing experience between Tektronix and Nexus Technology


New DDR3/4 High Speed Interposer

Next Generation DDR3/4 Probing Technology


- Provides significant performance improvements to DDR3 probing
 - Integrates Tektronix ultra-high performance SiGe Hybrid ASIC technology
 - Compensation for platform trace loss on writes
- Improved interposer input impedance (5.2k to 0.73V)
 - Reduces load on target with minimal effect on bus
 - Provides an accurate representation of the signal on the target
- Enables probing DDR3/4 speeds at 2400MT/s and beyond
- Enables probing lower voltage signals on LVDDR3/4
- Interposers compatible with UDIMM, RDIMM, LRDIMM

Scope Screenshots at DDR3 2133MT/s – Writes

OLD Interposer




NEW Interposer




ICI's Tool

Write Data Eye – DDR3 2400MT/s



Write data eye, rising strobe edge, 853mV x 270ps



Write data eye, falling strobe edge, 869mV x 266ps




Represents minimum TLA7BB4 eye size, 180ps x 200mV


NOTE: Signals probed via TLA7BB4 analog mux into a 70000C series real time scope.

Scope Screenshots at DDR3 2133MT/s – Reads

OLD Interposer





NEW Interposer



ICI's Tool

Read Data Eye – DDR3 2400MT/s




Represents minimum 7BB4 eye size, 180ps x 200mV

NOTE: Signals probed via TLA7BB4 analog mux into a 70000C series real time scope.

TLA7BBx Logic Analyzer Modules

Proven Technology for Analyzing DDR3 SDRAM


DIGITAL CHARACTERISTICS	TLA7BB2	TLA7BB3	TLA7BB4
Digital Channels	68	102	136
High Speed Timing (MagniVu)	50GS/s (20ps)		
Deep Memory Timing	Up to 6.4GS/s		
State Speed	Up to 1.4GHz/3.0Gbps		
Memory Depth	Standard 2Mb, Maximum 64Mb		
Probes	All P68xx and P69xx		
iCapture (Analog Mux)	3 GHz		



- Preserve investment in TLA7BBx modules
- Enable higher DDR3 speed support with new interposer

MagniVu 20ps (50 GS/s) High Speed timing

Industry Leading Sampling Resolution





- 50GHz timing analysis on every channel
- Acquired simultaneously and time-correlated with state acquisition data
- Enables acquisition and debug of S/H violations, glitches, and other timing violations
- Reveals fly-by command/address/control bus timing

Analog Mux, iCapture

Enables Signal Integrity Troubleshooting




- Unrivaled capability of the TLA that provides single-point digital and analog probing
- No need to separately probe with a scope, as probing done through the interposer
- Walk through all the signals on your DDR bus in less than 15 minutes to review channel behavior and isolate any potential problems
- Quickly perform detailed analog characterization on signals of interest using a scope component interposer



iView


View Correlated Analog & Digital Characteristics in the Same Display

- Unique capability on the TLA that provides time correlated state acquisition, high-speed MagniVu timing acquisition, and analog scope capture results on the same screen.
- Capture events that occur in analog or digital domain through cross triggering
- Enables cross domain analysis by quickly capturing and isolating potential problems



iView

Correlated High-Speed MagniVu Acquisition & Scope Capture Data Example




TLA - Initial Setup

- New Fast & Easy Setup
 - Quick and easy connection
 - Fast software setup
 - No calibration needed for CMD/ADDR/CTRL
 - Automated and graphical DQ data calibration
 - Up and running acquiring ALL data in 15-30 minutes!
 - Identify problem channels at the same time!

Sample	Timestamp	NewFilter_NEX_COMM	NewFilter_NEX	NewFilter_NEX_CO	NewFilter_NEX
3545	9.004 ns	RANK 1	RD	Bank 5	03C0
3581	54.024 ns	RANK 1	PRE	Bank 5	0000
3584	4.472 ns	RANK 1	ACT	Bank 7	3010
3592	13.536 ns	RANK 1	RD	Bank 7	0388
3597	6.015 ns	RANK 1	RD	Bank 7	03C0
3599	2.969 ns	RANK 0	PREA	Bank 0	0400
3609	15.000 ns	RANK 0	RD	Bank 0	0000
3614	37.500 ns	RANK 1	ACT	Bank 5	3090
3641	10.508 ns	RANK 1	PRE	Bank 7	0000
3643	3.008 ns	RANK 1	RD	Bank 5	03C8
3649	9.023 ns	RANK 1	RD	Bank 5	0300
3686	55.469 ns	RANK 1	PRE	Bank 5	0000
3688	3.008 ns	RANK 1	ACT	Bank 7	3010
3697	13.535 ns	RANK 1	RD	Bank 7	03C8
3701	5.996 ns	RANK 1	RD	Bank 7	0300
3739	56.992 ns	RANK 1	ACT	Bank 5	3090
3746	10.488 ns	RANK 1	PRE	Bank 7	0000
3748	3.008 ns	RANK 1	RD	Bank 5	0308
3754	9.004 ns	RANK 1	RD	Bank 5	03E0
3791	55.508 ns	RANK 1	PRE	Bank 5	0000
3793	3.008 ns	RANK 1	ACT	Bank 7	3010
3802	13.515 ns	RANK 1	RD	Bank 7	0308
3806	5.996 ns	RANK 1	RD	Bank 7	03E0
3844	56.993 ns	RANK 1	ACT	Bank 5	3090
3851	10.488 ns	RANK 1	PRE	Bank 7	0000
3853	3.027 ns	RANK 1	RD	Bank 5	03E8
3859	8.985 ns	RANK 1	RD	Bank 5	03F0
3896	55.488 ns	RANK 1	PRE	Bank 5	0000

- Load the TLA Software
- Load the Support Package
- Ready to Acquire CMD / ADDR / CTRL!




iCiS Overview

- Goals of iCiS
 - Make LA memory tuning easier and quicker
 - Less dependency on platform specific DQ valid regions
 - Less dependency on DQS placement
 - Put more power in the users hands
 - Allow both Vth and sample point to be determined at same time
 - Quick check of signal integrity on the memory bus
 - Allow tuning of address and command signals
 - Simultaneous tuning of Read and Write sample points
 - Double mouse click method to set Vth and sample point for all signals
 - Single tuning tool leveraged for DDR3, DDR4, LPDDR2/3
- User control
 - DDR bus parameters
 - Voltage sweep step size
 - Voltage sweep range
 - Which signals to tune
 - Address bit(s)
 - Command bit(s)
 - DQ-byte lane or individual DQ
 - Read & Write, read only, write only

DDR3 Sweep




100mV Resolution, Full Burst Mode / 8 DQ Eyes, Reads



TLA Data Analysis


- State, MagniVu timing, & analog mux at your fingertips
- Compliance analysis tools
 - Fast setup
 - Comprehensive coverage and violation detection

		Min.(ps)	Max.(ps)	Average(ps)	Margin(%)	Spec.
R1	R0	NA	NA	NA	NA	959,880
R2	R1	28,007	10,273,985	2,106,353	6.7	26,250
R3	R0	7,441	878,808	123,227	3.3	7,200
R2	R1	NA	NA	NA	NA	5,625
R3	R0	NA	NA	NA	NA	70,200,000
R2	R1	1,855	8,189,725	945,496	-85.9	13,125
R3	R0	114,121	8,169,101	6,001,631	3.7	110,000
R2	R1	42,969	2,839,180	267,945	14.6	37,500
R3	R0	42,969	2,839,180	267,945	-99.9	70,200,000
R2	R1	18,652	116,172	20,254	42.1	13,125
R3	R0	13,066	316,308	170,537	16.1	11,250
R1	R0	NA	NA	NA	NA	20,625
R1	R0	37,383	326,054	162,946	10.8	33,750



TLA- Example State / MagniVu Display

- Command / Address / Control
- DQ Read and Write Data
- Up to 64M-sample state memory
- Simultaneous 50GHz MagniVu timing



Memory Interface Execution Validation

Measure the bus command and control timing sequences, and compare them to a specification or evaluate them as indicators of bus utilization or performance




Compliance Parameters										
Stat	Num.	Name	Occurrences	Violations	Status	Min.(ps)	Max.(ps)	Average(ps)	Margin(%)	Spec. Value(ps)
?	22	SRE Separation from RD(A)	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	22,488
?	23	MRS Settle	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	22,500
?	24	MRS Burst	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	22,500
?	25	sSREF Time	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	7,500
?	26	WR Burst	13,386	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	168,523	128102389400761000.0	7,200
?	27	RD to WR(A) Separation	13,386	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	64,028	7031080985578300.0	13,118
?	28	PDX Slow Exit	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	24,000
?	29	Rank DLL Reset to RD(A)	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	959,700
?	30	WR to RD(A) Separation	22,075	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	910,959	35155404927789100.0	26,236
?	31	RD Burst	22,075	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	164,742	128102389400761000.0	7,200
?	32	sPD Time Min.	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	5,625
?	33	sPD Time Max.	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	70,200,000
*	34	PRE(A) Bank Settle	26,733	29	R7 R6 R5 R4 R3 R2 R1 R0	00	00	947,528	70273310756988700.0	13,125
?	35	sREF Time	1,527	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	5,297,689	8384883669867880.0	110,000
?	36	sACT Time Min.	19,499	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	265,733	24995658764946000.0	37,500
?	37	sACT Time Max.	19,499	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	265,733	13138706605106.2	70,200,000
?	38	ACT to RD(A)/WR(A)	19,636	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	19,999	70273310756988700.0	13,125
?	39	RD to PRE(A)	15,227	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	175,659	82029278164841400.0	11,244
?	40	RD to ACT	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	20,614
?	41	WR to PRE(A)	4,217	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	164,649	27343092721613700.0	33,732
?	42	WR to ACT	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	20,614
?	43	CKEx Signal After DLL Reset	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	959,700

What's unique about Execution Validation

- Typical instrument use a post-capture model

TRIGGER → ACQUIRE → ANALYZE

- Execution Validation use model




- Two equipment options
 1. Logic Analyzer - S/W automates acquisitions
 2. Memory Compliance Analyzer - Real-time Analysis

Example Results

Command Timing analysis in both state table and timing views

Sample #	Timestamp (nS)	Address	Rank #	Bank #	Command	Violation
14309	26823.960	7bf3	-	7	NOP	
14310	26827.090	7bf3	-	7	NOP	
14311	26827.720	7bf3	-	7	NOP	
14312	26830.840	0000	0	0	PRE	
14313	26831.460	0000	-	4	NOP	
14314	26834.590	0000	0	2	PRE	
14315	26835.220	4ad2	-	6	NOP	
14316	26838.360	0000	1	3	PRE	
14317	26838.980	3f54	0	3	ACT	
14318	26842.110	7ff7	-	7	NOP	
14319	26842.730	fbf7	-	7	NOP	
14320	26845.880	fbf7	-	7	NOP	
14321	26846.500	fbf3	-	7	NOP	
14322	26849.630	37a7	0	0	ACT	
14323	26850.250	3ff3	-	4	NOP	
14324	26853.380	7bf3	-	7	NOP	
14325	26854.000	7af3	-	7	NOP	
14326	26857.130	faf3	-	7	NOP	
14327	26857.750	02f0	0	3	RD	
14328	26860.900	0af2	-	7	NOP	
14329	26861.520	6af3	-	6	NOP	
14330	26864.650	6af3	-	7	NOP	
14331	26865.270	fbf3	-	7	NOP	
14332	26868.400	0378	0	0	RD	
14333	26869.020	2372	-	4	NOP	
14334	26872.150	6af3	-	6	NOP	
14335	26872.770	7bf3	-	7	NOP	
14336	26875.900	0380	0	0	RD	



Specifications Published in JEDEC Standards

**JEDEC
STANDARD**



DDR3 SDRAM Specification


JESD79-3E

192	Pages
118	Figures
80	Tables

What specs are checked?


Num.	Name	Description
1	CMD w/sSREF Rank	Sequential check. A non-NOP/DES command can not occur on a self-refreshing rank.
2	SRE w/sACT Rank	Sequential check. A Self-Refresh Entry (SRE) command can not occur on an active rank.
3	MRS w/sACT Rank	Sequential check. A Mode Register Set (MRS) command can not occur on an active rank.
4	RD(A)/WR(A) during MRS	Sequential check. A read (RD or RDA) or write (WR or WRA) command can not occur during rank MRS cycle.
5	CMD w/sPD Rank	Sequential check. A non-NOP/DES command can not occur on a powered-down rank.
6	RD(A)/WR(A) w/sREF Bank	Sequential check. A read (RD(A)) or write (WR(A)) command can not occur during bank refresh.
7	ACT/REF w/sACT Bank	Sequential check. A activate (ACT) or refresh (REF) command can not occur on an active bank.
8	REF w/sACT Bank	Sequential check. A refresh (REF) command can not occur on an active bank that is reading or writing.
9	RD(A)/WR(A) to sPRE Bank	Sequential check. A read (RD(A)) or write (WR(A)) command can not occur during on an inactive (precharged) bank.
10	d4ACT	The minimum time between any four activate (ACT) commands to the same rank must meet tFAW.
11	PDX Fast Exit	Power-Down Exit (PDX/PRX) to any valid command (PRE(A)/REF/ACT/MRS) must meet tXP.
12	SRX Exit	Self-Refresh Exit (SRX/PRX) to any command not requiring a locked DLL (PRE(A)/REF/ACT/MRS/SRE) must meet tXS.
13	dACT	The minimum time between two activate (ACT) commands must meet tRRD.
14	PRE(A) Rank Settle	Minimum time from a PRE(A) command to any valid command on the same rank (MRS/SRE) must meet tRP.
15	REF Before SRE	Sequential check. At least one refresh (REF) command is required between self refreshed (SRX to SRE).
16	SRE Separation from PRE(A)	If the last valid command received before a self-refresh entry (SRE) was any precharge PRE(A), then the separation between these two commands must meet tPREPDEN.
17	SRE Separation from REF	If the last valid command received before a self-refresh entry (SRE) was a refresh (REF), then the separation between these two commands must meet tREFPDEN.
18	SRE Separation from ACT	If the last valid command received before a self-refresh entry (SRE) was a activate (ACT), then the separation between these two commands must meet tACTPDEN.
19	SRE Separation from MRS	If the last valid command received before a self-refresh entry (SRE) was a mode register set(MRS), then the separation between these two commands must meet tMRSPDEN.
20	SRE Separation from WR	If the last valid command received before a self-refresh entry (SRE) was a write (WR), then the separation between these two commands must meet tWRPDEN.
21	SRE Separation from WRA	If the last valid command received before a self-refresh entry (SRE) was a write w/auto-precharge (WRA), then the separation between these two commands must meet tWRAPDEN.
22	SRE Separation from RD(A)	If the last valid command received before a self-refresh entry (SRE) was a read (RD(A)), then the separation between these two commands must meet tRDPDEN.
23	MRS Settle	Minimum time from an mode register set (MRS) command to any other valid command that is not an MRS must meet tMOD.
24	MRS Burst	Minimum from the first to the next and subsequent mode register set (MRS) commands must meet tMRD.
25	sSREF Time	The minimum amount of time in self-refresh must meet tCKESR.
26	WR Burst	The minimum amount of time between write (WR(A)) commands must meet tCCD.
27	RD to WR(A) Separation	The minimum amount of time between read (RD) and write (WR(A)) commands must meet tNRTW.
28	PDX Slow Exit	Power-Down Exit (PDX/PRX) Slow Exit (MRS_A12 bit low) to read (RD(A) command must meet tXPDLL.
29	Rank DLL Reset to RD(A)	Read (RD(A)) must wait tDLLK after reset.
30	WR to RD(A) Separation	The minimum amount of time between write (WR) and read (RD(A)) commands must meet tNWSTR.
31	RD Burst	The minimum amount of time between read (RD(A)) commands must meet tCCD.
32	sPD Time Min.	The minimum amount of time a rank must stay in power-down (PDE to PDX) must meet tPDmin.
33	sPD Time Max.	The maximum amount of time a rank can stay in power-down (PDE to PDX) must meet tPDmax.
34	PRE(A) Bank Settle	Minimum time from a PRE(A) command to any valid command on the same bank must meet tRP.
35	sREF Time	The minimum amount of time in refresh must meet tRFC.
36	sACT Time Min.	The minimum amount of time a bank must stay active (ACT to PRE(A)) must meet tRASmin.
37	sACT Time Max.	The maximum amount of time a bank can stay active (ACT to PRE(A)) must meet tRASmax.
38	ACT to RD(A)/WR(A)	The minimum amount of time from a activate (ACT) command to a read (RD(A)) or write (WR(A)) command must meet tNARW.
39	RD to PRE(A)	The minimum amount of time from a read (RD) command to a precharge (PRE(A)) command must meet tNRP.
40	RD to ACT	The minimum amount of time from a read (RD) command to a activate (ACT) command must meet tNRA.
41	WR to PRE(A)	The minimum amount of time from a write (WR) command to a precharge (PRE(A)) command must meet tNWP.
42	WR to ACT	The minimum amount of time from a write (WR) command to a activate (ACT) command must meet tNWA.
43	CKEx Signal After DLL Reset	Rank CKEx must remain high tDLLK time after a DLL Reset.

How are the event values set?



The **DDR System Setup** dialog box is used to configure the memory system. It includes fields for System Name, DDR System, DDR Spec., MHz DDR Clock, # of Ranks, Total Addressable Space, Data bus (DQ) Addressing Length, High Temp. Env., and a CKE Mapping button. The Read/Writes section allows setting Additive Latency, Additive Latency Reserved (AL), CAS Latency (CL), CAS Write Latency (CWL), Burst Length, and Write Recovery (WR). The Information section displays system details like # of Banks, Rank Memory, System Memory, Page Size, and various latencies. A green status message "Setup is valid" is shown at the bottom.

Parameter	Value
System Name	DDR3-1600
DDR System	DDR3-1600
DDR Spec.	800
MHz DDR Clock	800
# of Ranks (Chip Selects)	4
Total Addressable Space	512 Mb
Data bus (DQ) Addressing Length	x 8
High Temp. Env. (85C-95C)	<input type="checkbox"/>
Read/Writes	0
Additive Latency	10
Additive Latency Reserved (AL)	11
CAS Latency (CL)	8
CAS Write Latency (CWL)	8-bit
Burst Length	12
Write Recovery (WR)	<input type="checkbox"/>
Registered	<input type="checkbox"/>
Information	8 # of Banks
	536 MB Rank Memory (64-bit)
	2144 MB System Memory (64-bit)
	1 KB Page Size
	11 Read Latency (RL)
	8 Write Latency (WL)
	13 Row Address Length (bits)
	10 Column Address Length (bits)
	24 WRA Precharge Delay
	4 Min. RDA Precharge Delay




The **Compliance Timing Parameters** dialog box is used to configure timing parameters for the memory system. It includes a list of timing parameters with their values and units. The parameters are organized into three columns.

Parameter	Value	Unit
tACTPDEN	1	ck
tCCD	4	ck
tCKESR	10	ns
tDLLK	512	ck
tFAW_1Kb	40	ns
tFAW_2Kb	50	ns
tMOD	12	ck
tMRD	4	ck
tMRSPDEN	12	ck
tPDmin	7500	ps
tPDmax	70200	ns
tPDmax_HT	35100	ns
tPREPDEN	1	ck
tRASmax	70200	ns
tRASmax_HT	35100	ns
tRASmin	37500	ps
tRCD	12500	ps
tRDPDEN	Derived	ck
tREFPDEN	1	ck
tRFC_512Mb	90	ns
tRFC_1Gb	110	ns
tRFC_2Gb	160	ns
tRFC_4Gb	300	ns
tRFC_8Gb	350	ns
tRP	12500	ps
tRRD_1Kb	10	ns
tRRD_2Kb	10	ns
tRTP	7500	ps
tWR	15	ns
tWRAPDEN	Derived	ck
tWTR	7500	ps
tXP	7500	ps
tXPDLL	25	ns
tXS	Derived	ck
tNARW	Derived	ck
tNRA	Derived	ck
tNRP	Derived	ck
tNRTW	Derived	ck

- Standard system setups are provided, and can then be modified
- Once the memory system is setup, any timing parameter can be modified

Post-Capture Protocol Compliance Analysis



- LA Memory Compliance Analysis Package enables automated sweeps of multiple transitions, which would result in violation detection over many acquisitions.
- When violations are occurring frequently the likelihood of capture increases and the analysis time decreases.
- However, near the edge of margin envelopes, intermittency increases, resulting in difficulty to observe and capture the event.

Results per *Session* & per *Acquisition*

Compliance Parameters										
Stat	Num.	Name	Occurrences	Violations	Status	Min.(ps)	Max.(ps)	Average(ps)	Margin(%)	Spec. Value(ps)
?	22	SRE Separation from RD(A)	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	22,488
?	23	MRS Settle	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	22,500
?	24	MRS Burst	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	22,500
?	25	sSREF Time	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	7,500
✓	26	WR Burst	13,386	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	168,523	128102389400761000.0	7,200
✓	27	RD to WR(A) Separation	13,386	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	64,028	70310809855578300.0	13,118
?	28	PDX Slow Exit	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	24,000
?	29	Rank DLL Reset to RD(A)	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	959,700
✓	30	WR to RD(A) Separation	22,075	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	910,959	35155404927789100.0	26,236
✓	31	RD Burst	22,075	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	164,742	128102389400761000.0	7,200
?	32	sPD Time Min.	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	5,625
?	33	sPD Time Max.	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	70,200,000
✗	34	PRE(A) Bank Settle	26,733	29	R7 R6 R5 R4 R3 R2 R1 R0	00	00	947,528	70273310756988700.0	13,125
✓	35	sREF Time	1,527	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	5,297,689	8384883669867880.0	110,000
✓	36	sACT Time Min.	19,495	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	265,733	24595658764946000.0	37,500
✓	37	sACT Time Max.	19,495	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	265,733	13138706605106.2	70,200,000
✓	38	ACT to RD(A)/WR(A)	19,936	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	19,999	70273310756988700.0	13,125
✓	39	RD to PRE(A)	19,227	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	175,659	82029278164841400.0	11,244
?	40	RD to ACT	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	20,614
✓	41	WR to PRE(A)	4,217	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	164,649	27343032721613700.0	33,750
?	42	WR to ACT	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	20,614
?	43	CKEx Signal After DLL Reset	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	59,700

Event occurrences and details per Acquisition


Total Event Occurrences

Individual Acquisition Details								
Stat	Run #	Time	Occurrences	Violations	Status	Min.(ps)	Max.(ps)	Average(ps)
✗	1	10/10/2011 1:38:00 PM	2501	2	R7 R6 R5 R4 R3 R2 R1 R0	00	00	1,038,534
✗	2	10/10/2011 1:38:05 PM	2644	3	R7 R6 R5 R4 R3 R2 R1 R0	00	00	950,031
✗	3	10/10/2011 1:38:11 PM	2545	3	R7 R6 R5 R4 R3 R2 R1 R0	00	00	1,029,172
✗	4	10/10/2011 1:38:16 PM	2722	3	R7 R6 R5 R4 R3 R2 R1 R0	00	00	936,685
✗	5	10/10/2011 1:38:22 PM	2670	4	R7 R6 R5 R4 R3 R2 R1 R0	00	00	970,402
✗	6	10/10/2011 1:38:28 PM	2800	4	R7 R6 R5 R4 R3 R2 R1 R0	00	00	890,874
✗	7	10/10/2011 1:38:33 PM	2543	2	R7 R6 R5 R4 R3 R2 R1 R0	00	00	980,858
✗	8	10/10/2011 1:38:39 PM	2806	1	R7 R6 R5 R4 R3 R2 R1 R0	00	00	896,071
✗	9	10/10/2011 1:38:44 PM	2697	7	R7 R6 R5 R4 R3 R2 R1 R0	00	00	880,706
✓	10	10/10/2011 1:38:50 PM	2805	0	R7 R6 R5 R4 R3 R2 R1 R0	00	00	920,762

Individual Event Analysis




Multi-acquisition Automation Session



Automated control of the TLA took 10 acquisitions at 1M-Sample each for a total of 10,485,760 samples over 0.9 seconds. 14 compliance parameters were found and checked and average of around 150,000 times each.


Real-time Protocol Compliance Analysis

Event Counters and State Memory continue to update **AT-SPEED**, with results displayed in **REAL-TIME**, **While....**



...the Acquisition Memory is unloaded, analyzed and trigger re-armed

Real-time Memory Compliance Analyzer



DUAL INSTRUMENT PLUS PROGRAMMABLE FRONT-END

Memory Compliance Analyzer


REAL-TIME PROTOCOL COMPLIANCE ANALYSIS

- Analysis 160+ categories of JEDEC spec parameters
- Includes Power up/down, self-refresh and auto-precharge (RDA/WRA) analysis
- Timing and State analysis
- HTML reports / XML exporting



Real-time
AND
Post Capture
Compliance Analysis
=====
Command/Address

Programmable Front-End / High Speed Eye Diagrams




Automated Analysis Sessions

- One or Many Acquisitions / One or Both Analyzers
- Protocol Analysis Session
 - Protocol Analyzer runs until stopped
 - Violations and statistics are reported
- Single Acquisition Session
 - Protocol Analyzer runs until the state analyzer is triggered
 - Violations and statistics are reported.
 - State/Timing data is acquired and available for analysis
- Multi-Acquisition Session
 - Protocol Analyzer runs until the state analyzer is triggered
 - Results are stored in disk memory and analysis is restarted
 - Trigger conditions can be modified mid-session.


Compliance Timing and Parameter Selection

- Spec timing included
- Customize timing per target and margin
- Enable one, some or all violations



Logic Analyzer Acquisition Control

- 8 IF/THEN/ELSE States
- Each State supports multiple AND/OR clauses
- 1 Global Storage qualifier
- 4 Word Recognizers
- 2 Counters



Acquisition Control

Setup Name: Goliath

Storage Control

Post-Trigger Delay: 1,000

Pre-Trigger Limit: None

Trigger In: Off

Violation Control

Edit Violations

Wrap Violation Store

Word Recognizers

	Signal	Bank Addr	Command	Address	Rank
WR1		7	ACT	XXXX	Rank 1
WR2		7	PRE	XXXX	Rank 1
WR3				XXXX	
WR4				XXXX	

Counter Load Values

Counter 1: 1000000 Start at Load Value

Counter 2: 2222 Start at 0

Trigger Control

Trigger Status: OK

Clause: Edit Add Insert Delete Clause Logic Else If

Global

If: Anything

Then: Store

State 1: State 1

If: Anything

Then: Load Counter 1 AND Go To State 2

State 2: State 2

If: WR2 Matches

Then: Increment Counter 2 AND Go To State 3

Else If: Anything


Then: Go To State 3

Real-time Compliance Results

Compliance Parameters										
Stat	Num.	Name	Occurrences	Violations	Status	Min.(ps)	Max.(ps)	Average(ps)	Margin(%)	Spec. Value(ps)
?	22	SRE Separation from RD(A)	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	22,488
?	23	MRS Settle	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	22,500
?	24	MRS Burst	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	22,500
?	25	sSREF Time	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	7,500
✓	26	WR Burst	13,386	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	168,523	128102389400761000.0	7,200
✓	27	RD to WR(A) Separation	13,386	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	64,028	70310809855578300.0	13,118
?	28	PDX Slow Exit	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	24,000
?	29	Rank DLL Reset to RD(A)	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	959,700
✓	30	WR to RD(A) Separation	22,075	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	910,959	35155404927789100.0	26,236
✓	31	RD Burst	22,075	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	164,742	128102389400761000.0	7,200
?	32	sPD Time Min.	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	5,625
?	33	sPD Time Max.	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	70,200,000
✗	34	PRE(A) Bank Settle	26,733	29	R7 R6 R5 R4 R3 R2 R1 R0	00	00	947,528	70273310756988700.0	13,125
✓	35	sREF Time	1,527	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	5,297,689	8384883669867880.0	110,000
✓	36	sACT Time Min.	19,499	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	265,733	24595658764946000.0	37,500
✓	37	sACT Time Max.	19,499	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	265,733	13138706605106.2	70,200,000
✓	38	ACT to RD(A)/WR(A)	19,636	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	19,999	70273310756988700.0	13,125
✓	39	RD to PRE(A)	15,227	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	175,659	82029278164841400.0	11,244
?	40	RD to ACT	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	20,614
✓	41	WR to PRE(A)	1,217	00	R7 R6 R5 R4 R3 R2 R1 R0	00	00	164,649	27343092721613700.0	33,732
?	42	WR to ACT	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	20,614
?	43	CKEx Signal After DLL Reset	00	00	R7 R6 R5 R4 R3 R2 R1 R0	NA	NA	NA	NA	959,700

Real-time event
statistics

Violations and Acquisitions Must Be Time Correlated



Benefits of Real-Time + Post Capture

	ACC (Address/Command/Control)	ACC+DQ (Address/Command/Control/Data)
At-Speed / Real-Time	MCA	MCA+LA
Post Capture		LA

MCA Advantages	LA Advantages
Capture Depth 1Gcycles	State Capture of ALL DDR Signals
Cost	20ps High Speed Timing / MagniVu
PA Real Time + LA State Analysis	Analog Mux
	Multi Bus Cross Correlation

Memory Validation Continuum

