

深入了解抖动与高速串行测试

Yu Ocean 2014.5







Agenda

- Industry Trend
- Jitter Jitter is everywhere
- HDMI Introducing new HDMI 2.0
- SATA/SAS Storage standard
- DDR DDR4 Time





High-Speed Serial Test Trends and Implications



Industry/Technology Trends

- 100 GbE is becoming more relevant as data centers and communications networks ask for more bandwidth
- SAS 12G is needed by data centers for efficient transport of internet traffic (YouTube, Facebook, Smart Phone, etc)
- High-Speed FPGA's are increasing in complexity to support early designs above 28Gb/sec
- Proliferation of 10+ Gb/sec signaling in the communications network

Implications

- Closed data eyes requiring new techniques for transmitter and receiver equalization
- Higher data rate signals have less margin requires de-embedding
- Edge/Slew rate speeds are difficult to characterize
- New Jitter Separation Measurements are required
- Complex 8b/10b signaling difficult to verify in PHY



Jitter – Jitter is everywhere







What is Jitter?

- Definitions
 - "The deviation of an edge from where it should be"
 - ITU Definition of Jitter: "Short-term variations of the significant instants of a digital signal from their ideal positions in time"





Introduction to Jitter Analysis



Jitter is caused by many things...

- Causes of Random Jitter
 - Thermal noise
 - Generally Gaussian
 - External radiation sources
 - Like background conversations...random and ever changing
- Causes of Periodic Jitter
 - Injected noise (EMI/RFI) & Circuit instabilities
 - Usually a fixed and identifiable source like power supply and oscillators
 - Will often have harmonic content
 - Transients on adjacent traces
 - Cabling or wiring (crosstalk)
 - PLL's problems
 - Loop bandwidth (tracking & overshoot)
 - Deadband (oscillation / hunting)
- Causes of Data Dependent Jitter
 - Transmission Losses
 - There is no such thing as a perfect conductor
 - Circuit Bandwidth
 - Skin Effect Losses
 - Dielectric Absorption
 - Dispersion *esp. Optical Fiber*
 - Reflections, Impedance mismatch, Path discontinuities (connectors)





Period Jitter





Period Jitter





- Period Jitter
- Cycle-to-Cycle Jitter



 Cycle-to-Cycle Jitter is the first-order difference of the Period Jitter





Types of Jitter (Visualization)







- Period Jitter
- Cycle-to-Cycle Jitter
- TIE (Time Interval Error)



 Period Jitter is the first-order difference of the TIE Jitter (plus a constant)

 $P_{netroduction to Jittel Analysis} = TIE_n - TIE_{n-1} + K$

Tektronix[®]



Types of Jitter (Visualization)



Jitter Decomposition

- Random Jitter (RJ)
- Deterministic Jitter (DJ)
 - Periodic Jitter (PJ)
 - Sinusoidal Jitter (SJ)
 - Duty Cycle Distortion (DCD)
 - Data-Dependent Jitter (DDJ)
 - Inter-Symbol Interference (ISI)
- Bit Error Rate (BER)
- Total Jitter ~ (TJ or TJ@BER)
- Eye Width @BER
 - versus Actual or Observed Eye Width







Random Jitter (RJ)

- Jitter of a random nature is assumed to have a Gaussian distribution (Central Limit Theorem)
- Histogram (estimate) ↔ pdf (mathematical model)
- Peak-to-Peak = ... unbounded!





Deterministic Jitter (DJ)

- Deterministic jitter has a bounded distribution: the observed peak-to-peak value will not grow over time
- Histogram = pdf (close enough)







Periodic Jitter (PJ, SJ)

- TIE vs. time is a repetitive waveform
- Assumed to be uncorrelated with the data pattern (if any)
- Sinusoidal jitter is a subset of Periodic Jitter







Duty Cycle Distortion (DCD)

- DCD is the difference between the mean TIE for rising edges and the mean TIE for falling edges
- Causes
 - Asymmetrical rise-time vs. fall-time
 - Non-optimal choice of decision threshold
- For a clock signal, the pdf consists of two impulses



Data-Dependent Jitter

- DDJ or PDJ used interchangeably
- ISI usually considered to be the physical effect that causes DDJ
- Characterizes how the jitter on each transition is correlated with specific patterns of prior bits
 - Due to the step response of the system
 - Due to transmission line effects (e.g. reflections)



A Tektronix Company



Bounded Uncorrelated Jitter

- Interconnect and board layout technology is advancing and the greatest area of focus is in reducing the insertion loss and Signal-to-Crosstalk ratio.
- The implications of complex channel interaction can be observed and identified by examining the type and amount of Bounded Uncorrelated Jitter or BUJ.
- There is a strong Cause—and-Effect relationship between Crosstalk and BUJ which often gets classified as Random if special steps are not observed.
 - Results in inflated TJ
 - $TJ = DJ = RJ^{*}14$ @ BER 10⁻¹²



Table 4-6. Stressed Receiver Conditions

Symbol	Description
Input swing	Inner eye voltage
AC-CM_rms	AC Common Mode Voltage rms
AC-CM_pk_pk	AC Common Mode Voltage pp
BUJ	Bounded Uncorrelated Jitter
DDJ	Data Dependent Jitter
RJ	Random Jitter
נד	Total Jitter



BUJ vs. Legacy Jitter Decomposition Results

New BUJ Dec	omposition	Legacy-Deco			
TJ@BER1, Math1	10.105ps	TJ@BER1, Math1	11.159ps	<u>C1</u> ∫ 42.0mV	4.0µs/div 50.0GS/s 20.0ps/pt
RJ1, Math1	506.04fs	RJ1, Math1	694.31fs		1 acqs RL:2.0M
PJ1, Math1	3.6968ps	PJ1, Math1	2.8264ps		Man September 02, 2011 17:51:00
DJ1, Math1	3.6968ps	DJ1, Math1	2.8264ps	-11.2ps	
NPJ1, Math1	881.89fs	TIE2, Math1	-25.694fs	88.8ps	
TIE2, Math1	55.789fs	Rise Slew Rate1, Math1	9.2843V/ns	100ps 10.0GHz	
Rise Slew Rate1, Math1	9.2627V/ns				
M					
TJ@BER1, Math1	9.9087ps	TJ@BER1, Math1	10.315ps	1 42.0mV	4.0µs/div 50.0GS/s 20.0ps/pt Stopped Single Seg
TJ@BER1, Math1 RJ1, Math1	9.9087ps 556.41fs	TJ@BER1, Math1 RJ1, Math1	10.315ps 680.95fs		4.0µs/div 50.0GS/s 20.0ps/pt Stoppad Single Seq 1 acqs RL:2.0M
TJ@BER1, Math1 RJ1, Math1 PJ1, Math1	9.9087ps 556.41fs 2.6685ps	TJ@BER1, Math1 RJ1, Math1 PJ1, Math1	10.315ps 680.95fs 1.7365ps	₹ 42.0mV	4.0µs/div 50.0GS/s 20.0ps/pt Stoppad Single Seq 1 acqs RL:2.0M Man September 02, 2011 17:47:09
TJ@BER1, Math1 RJ1, Math1 PJ1, Math1 DJ1, Math1	9.9087ps 556.41fs 2.6685ps 2.6685ps	TJ@BER1, Math1 RJ1, Math1 PJ1, Math1 DJ1, Math1	10.315ps 680.95fs 1.7365ps 1.7365ps	11.2ps	4.0µs/div 50.0GS/s 20.0ps/pt Stoppad Single Seq 1 acqs RL:2.0M Man September 02, 2011 17:47:09
TJ@BER1, Math1 RJ1, Math1 PJ1, Math1 DJ1, Math1 NPJ1, Math1	9.9087ps 556.41fs 2.6685ps 2.6685ps 592.92fs	TJ@BER1, Math1 RJ1, Math1 PJ1, Math1 DJ1, Math1 TIE2, Math1	10.315ps 680.95fs 1.7365ps 1.7365ps 44.029fs	11.2ps 88.8ps 100ps	4.0µs/div 50.0GS/s 20.0ps/pt Stoppad Single Seq 1 acqs RL:2.0M Man September 02, 2011 17:47:09
TJ@BER1, Math1 RJ1, Math1 PJ1, Math1 DJ1, Math1 NPJ1, Math1 TIE2, Math1	9.9087ps 556.41fs 2.6685ps 2.6685ps 592.92fs 89.108fs	TJ@BER1, Math1 RJ1, Math1 PJ1, Math1 DJ1, Math1 TIE2, Math1 Rise Slew Rate1, Math1	10.315ps 680.95fs 1.7365ps 1.7365ps 44.029fs 9.3228V/ns	100ps 10.0GHz	4.0µs/div 50.0GS/s 20.0ps/pt Stopped Single Seq 1 acqs RL:2.0M Man September 02, 2011 17:47:09





Setup for BUJ / NPJ Measurements

A Tektronix Company

 Enable Spectral+BUJ either through the Preferences Setup or the Jitter Map in DPOJET or the main toolbar in 80SJNB

Analysis Method Spectral + BUJ Spectral (Legacy)	Decision Threshold Absolute O Absolute O Normalized 50 % mained	● 80SJNB	
	Sampling Phase	Preferences Setup	×
Measurement BER	O Unit Intervals O UI Time Unit O Seconds O Unit Intervals OK Cancel Apply Help	General Dual Dirac Model PCI/FB-DIMM Measurement Jitter Separation Model Spectral + BUJ Jitter Decomp Minimum # of UI for BUJ Analysis 1M	
DPOJET Minimum # of Ul	I control is available	OK Cancel	
Default is 1M low as 10k. Agilent EZJIT population rec	but it can be reduced as has a (non-adjustable) quirement, ~ 150k		
KEITHLEY		Tektron	ix°

Jitter Visualization







Gaussian Random Noise









Sinusoidal Jitter



Jitter Visualization - Histogram

- Shows the measurement values in a data set against the frequency of occurrence
 - Data sets with a large number of measurements provide a good estimate of the probability density function (pdf) of the set
- Useful for identifying bi-modal distributions
- Shape of the histogram can identify source of jitter
 - Random jitter has a Gaussian shape
 - Period jitter is a saddle shape



Gaussian Random Noise



Sinusoidal Jitter





Jitter Visualization – Bathtub Plot

- Shows the Eye Opening at a Specified BER Level
- Note the eye closure of System I vs. System II due to the RJ- RJ is unbounded so the closure increases as BER level increases
 - System I has .053UI of RJ with no PJ
 - System II has .018UI of RJ and .14UI of PJ @ 5 and 10Mhz



Jitter Visualization – Time Trend

- Histogram does not have any context of time
- Time Trend can reveal repeating patterns that may indicate modulation on the signal
 - For example 5 cycle of SSC @ 30khz as shown below







Jitter Visualization – Spectral Plot

- Frequency domain view of the signal content
- Deterministic components show as lines above the noise
 - DDJ is at frequencies of the bit rate / pattern length (example below is 5Gb/s PRBS7) Note the spikes at intervals of 40Mhz in the plot.
 - Constant Clock CR was used



Tektronix[®]



TIE Jitter needs a Reference Clock

- The process of identifying the reference clock is called **Clock Recovery**.
- There are several ways to define the reference clock:

Туре	Description	Real-Time	Sampling
Constant Clock	 Mathematically ideal clock Applicable when post processing a finite length waveform Best for showing low frequency events 	Software, constant clock mean	NA
PLL	 Tracks low frequency jitter Models "real world" clock recovery circuits very well 	Software PLL	BERTScope CRU
Explicit Clock	 Clock is not recovered, but directly probed 	Clock provided by DUT	Clock provided by DUT





Importance of Clock Recovery

- From spec, "The jitter measurement device shall comply with the JTF".
- How do I verify JTF?
 - JTF is difference between input clock (ref) and input clock (unfiltered)
 - Use 1100b or 0011b pattern (proper 50% transition density)
 - Check 1) LF attenuation, 2) -3 dB corner frequency, and 3) slope

	Untrained		Trained without SSC support			Trained with SSC support				
Characteristic	1.5 Gbps	3 Gbps	1.5 Gbps	3 Gbps	6 Gbps	12 Gbps	1.5 Gbps	3 Gbps	6 Gbps	12 Gbps
JTF -3 dB point (kHz) ^{a b}	900 ± 500	1 800 ± 500	900 ± 500	1 800 ± 500	3 600 ± 500	3 600 ± 500	1 300 ± 500	1 838 ± 500	2 600 ± 500	2 600 ± 500
JTF slope (dB/decade)	20	20	20	20	20	20	40	40	40	40
Attenuation at 30 kHz ± 1 % (dB) ^c	N/A	N/A	N/A	N/A	N/A	N/A	61.5 ± 1.5	67.5 ± 1.5	73.5 ± 1.5	73.5 ± 1.5
Maximum Peaking (dB)	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5
ETHEY Toktroniv										

A Tektronix Company

JTF vs PLL Loop Bandwidth

- Configuring the correct PLL settings is key to correct measurements
- Most standards have a reference/defined CR setup
 For example, USB 3.0 uses a Type II with JTF of 4.9Mhz
- Type I PLL
 - Type I PLL has 20dB of roll off per decade
 - JTF and PLL Loop Bandwidth are Equal
- Type 2 PLL
 - Type II PLL has 40dB of roll off per decade
 - JTF and PLL Loop Bandwidth are not Equal
 - For example, USB 3.0 uses a Type 2 PLL with a JTF of 4.9Mhz. The corresponding loop bandwidth is 10.126 Mhz
 - Setting the Loop Bandwidth as opposed to JTF will lead to incorrect jitter measurement results



Further Comparison of PLL Types using Spectrum Plots



First Cursor in each plot is @ 33Khz to illustrate effect on SSC





5/19/2014





HDMI – Introducing new HDMI 2.0







Overview of HDMI

- From 2003 till date and looking ahead...
 - Tek only solution provide for HDMI from 2003 to 2007
 - Contributor of SoftCRU method to the Specification
 - Innovative Sink solution leveraging Direct Synthesis method of AWG
- Hdmi 1.0 ---- 1.65GBps
- Hdmi 1.4—3.4GBps
- Hdmi 2.0.... 6GBps







StalesU 2014 - SOL210 HDMI Solutions

Tektronix[•]

HDMI Basics





SalesU 2014 - SOL210 HDMI Solutions



HDMI Technology and solution status

Source: HDMI LLC

- Over 1000+ adopters till date
- HDMI Expands Footprint
 - HDMI has made inroads into PC industry
 - New computer platforms have HDMI interfaces
 - Hand held devices with miniature HDMI devices
 - New connectors Type C and Type D introduced
 - HDMI Forays into Automotive Type E
 - Year 2011 3D Year
 - Still camera
 - Advertising billboards
- HDMI NOW Truly Single Digital Interconnect for uncompressed Audio/Video

– HEAC (ARC)



ektro



SalesU 2014 - SOL210 HDMI Solutions

HDMI Market overview



Source: HDMI Forum





SalesU 2014 - SOL210 HDMI Solutions
Tektronix HDMI 1.4b solution- Approved in CTS 1.4b

DPO/DSA/MSO Real Time Oscilloscopes



AWG5K/B or AWG7K/B Arbitrary Waveform Generators



DSA8200 Sampling Scope with i-connect software



Common Set of test equipment for HDMI and HEAC

HDMI Fixtures:

- 1. Type A(TF-HDMI-TPA-S/-STX)
- 2. Type C(TF-HDMIC-TPA-S/-STX)
- 3. Type D(TF-HDMID-TPA-P/-R)
- 4. Type E(TF-HDMIE-TPA-KIT)
- 5. HEAC Fixtures(TF-HEAC-TPA-KIT)

Probes and accessories

HDMI Probes HEAC Probes HDMI Accessory Kit

GAME Changer - HDMI Protocol Analyser



\$alesU 2014 - SOL210 HDMI Solutions



Tektronix and HDMI Forum

89 companies in the HDMI forum as of date. source HDMI Forum

Tektronix is member of this HDMI Forum. Actively participating in weekly/monthly calls and face-face meetings

Tektronix's U.N.Vasudev is co-chair for HDMI forum test sub-group

•HDMI Forum released HDMI 2.0 specifications on Sept 4th 2013

- Target

-CTS 2013 Q4 -MOI Q4 2013





HDMI 2.0 features

- Uses same Cat 2 Cable and HDMI 1.4b connector
- Support 4K 2K 4:4:4 60 Hz 594MCSC(Mega Characters per second per channel)
- Support 4K 2K 4:2:0 297Mcsc
- 3D, 21:9 ; Audio
- Low level Bit error rate testing
- Scrambling is MUST for rates >340Mcsc.
- Direct Attach Device support
- HDMI 2.0 products must pass HDMI 1.4 CTS testing



SalesU 2014 - SOL210 HDMI Solutions



Ecosystem update

Same HDMI customers for Source Devices, Sink Devices, Cable ,Repeater

<u>Cable Assemblies</u>

Cables

•



 Set-top Boxes, DVDs, Repeaters, Gaming devices ---Plug-----Plug----



• TVs, Monitors, Repeaters, etc.

- Direct Attach Devices New category devices
 - Roku
 - Apple TV







SalesU 2014 - SOL210 HDMI Solutions

Tektronix[•]

HDMI 2.0 Solutions Portfolio (Source setup, Sink Setup, Protocol Decode, Probes)







Rise time Needs

tem	Value	Item	Value
Rise time / fall time (20%-80%)	if attached Sink supports < 340MHz 75psec ≤ Rise time / fall time if attached Sink supports ≥ 340MHz and transmitted <u>TMDS Character Rate ≥ 340MHz</u> 42.5osec ≤ Data Rise time / Data fall time 75psec ≤ Clock Rise time / Clock fall time	Rise time / fall time (20%-80%)	If attached Sink supports ≥ 340MHz and transmitter TMDS Character Rate ≥ 340MHz 42 Soser ≤ Data Rise time / Data fall time 75peec ≤ Clock Rise time / Clock fall time

- HDMI 1.4b, should be capable of measuring 75 psec, but no word about the System Rise time.
- HDMI 2.0 should be capable of measuring 42.5 psec, but no word about System Rise time.
- The Error contribution of RT measurement due to System and DUT generally not accounted when we refer to specification





What is the system bandwidth needed to measure 42.5 (20-80%) psec or less DUT Rise time

- System bandwidth should be around (42.5/1.5) 28psec
- Scope bandwidth of 16 Ghz and 16 Ghz DSP enhanced probe has System Rise time of about 23 psec. It can measure the DUT Rise time of 42.5 psec with error of 1%. And can measure DUT Rise time of 37 psec with error of 7%.
- We can indicate Pass or fail confidently only when the System band. width is close to 16 Ghz scope.
- Is it fact for all scope vender ??
 - Spec says it should not be less than 42.5psec.
 - Max Rise time is limited by Eye diagram slope.
 - Both scope and Probe rise time cannot be less or equal to the DUT rise time because it can measure the signal rise time accurately only if DUT RT is slower than system rise time by 1.5 X times.
- How it is handled in HDMI 1.4b today???
 - We recommend 8Ghz scope and 13 Ghz probe, then system rise time is 38 psec which is close 2X faster than 75 psec





Conclusion

- 16GHz BW scope will give 1% error and hence is recommended for HDMI 2.0 testing.
- HDMI 2.0 RT/FT (20%-80%) data signals is 42.5ps

Note: We also support 12.5GHz BW scope for HDMI 2.0 but will have a 10% error in RT/FT measurements





Source Testing 1.4b Vs 2.0

Eye Diagram and Clock Jitter test is now performed at TP2

Rest of the tests is same as HDMI 1.4b

1.4b CTS test is a pre-requsite for HDMI 2.0

Min 8GHz scope to 16GHz scope

New Fixtures

Same Probes

HDM and HDM-DS Software





Source Testing

- Source Eye Diagram test is measured at TP2_EQ.
- TP2 is the signal after passing along a worst cable.
 - Worst cable has worst attenuation and skew of 112ps.







Source Electrical tests

Test ID HF1-1: Source TMDS Electrical – 340-600Mcsc – V₁ Test ID HF1-2: Source TMDS Electrical – 340-600Mcsc – T_{RISE}, T_{FALL} Test ID HF1-3: Source TMDS Electrical – 340-600Mcsc – Inter-Pair Skew Test ID HF1-4: Source TMDS Electrical – 340-600Mcsc – Intra-Pair Skew Test ID HF1-5: Source TMDS Electrical – 340-600Mcsc – Differential Voltage Test ID HF1-6: Source TMDS Electrical – 340-600Mcsc – Clock Duty Cycle Test ID HF1-7: Source TMDS Electrical – 340-600Mcsc – Clock Jitter Test ID HF1-8: Source TMDS Electrical – 340-600Mcsc – Data Eye Diagram Test ID HF1-9: Source TMDS Electrical – 340-600Mcsc – Differential Impedance





Source Eye Diagram Test

Tektronix Oscilloscope DPO/DSA/MSO70000 Series \geq 16GHz



A Tektronix Company

TP2 Source Eye for HDMI 2.0 6G signal



Single End Input eye rendered at Tek lab





HDMI 2.0 Tx Compliance Software

		- him
Benue 1 DUT	00110 001021	C
Tost Selection	Device HDM Physical Layer Solution	
Reports	Acquire five wavefurne Out of the pre-recorded View Compliance T	wewform fline
1	Terrensister Baars Unternal Unternal Diff Proble effernuation (20) EF Proble effernuation (20) 2.8	Tot 0.0
	Number of Lanes to Test 3 Lanes Selected Test Lanes (Senge ClockD001	





CPyrei	rall Yent Horosell 😜 🕫	H					Performant.
	Lest Name	Desite	1694	Value	389604	Passited	Margay
1	Chick Conversion				and succession of		
1	1.2 THOS TRipe	Clock Rise Time	168.3498 ps	38.7099	pos.	Ofeit	-36,2911
	IL2 TMDS TRee TEAT	Clock fall Time	168.3458 ps	38.1015	899	Q fait	-36.8965
	UI 1.5 TMDS ClockDutyCycle	Massimum Dety Cycle	168.3498 ps	50.01	*	O Past	9.98
	Elistimos ClockDutyCycle	Minimum Duty Cycle	168.3498 ps	40.00	1	C Pass	8.99
	I I G TMD S Clock	TMDS Clock Jitter	168.3498 ps	40.1239	pa	G Pass	.4.9835
	B 1.6 TMDS Clock	TMDS VSwing	168.3498 p4	64.7812		@ fail	-335.22 & 1135.22
	1.1 TMDS V Low	TINO 5 VLow for	168.3498 ps	1.2022	v	O Fail	0.8822.6 -0.1922
	1.1 TMD5 V Low	TINDS VLow for	168.3496 ps	3.4738	v	O Tel	0.8738 6
	1.4 TINOS Intra Pair Sionw	TRIDS Intra-Pair Silvew for Clock	168.3498 DR	9.7090	29	O Pass	-15.5429
	a 00 a					O fat	
	1.2 TMOS TIlina TFall	DO Ritser Terris	168.3498 ps	60.6379	pra.	G Paso	48.5379
	1.2 TMD's TRise	D0 Fell	108.3498	58.5778	89	C Pieso	16.0778
	E 1.1 TMDS V Low	TMDS VLow for	168.3498	3.9720	v	O for	0.8720 6



5alesU 2014 - SOL210 HDMI Solutions



HDMI 2.0 Sink testing Equipment needs

- 16GHz BW scope will give 1% error and hence is recommended for HDMI 2.0 Sink testing for Jitter Verification/Calibration/Controller.
- P7313SMA probes > 3
- Option HDM and HDM-DS
- HDMI 2.0 Fixture set
- 2# AWG7122C with Opt 01,02 or 06, 08 for <u>HDMI 2.0 Compliance only setup</u>.
 OR

2# AWG70002A with Opt 01,03 and 225 for HDMI 2.0 Compliance and Margin Test setup.(Margin test feature will be available later and is part of roadmap)

Note- We shall also support a 12.5GHz BW scope which would result in appx. 10% inaccuracy in RT/FT results .





Requirement for Signal generation

Cable Emulation and Skew by Hardware



Hardware Skew and Software Cable Emulation





SalesU 2014 - SOL210 HDMI Solutions



Sink Electrical tests

Test ID HF2-1: Sink TMDS Electrical – 340-600Mcsc – Min/Max Differential Swing Tolerance

Test ID HF2-2: Sink TMDS Electrical – 340-600Mcsc – Intra-Pair Skew

Test ID HF2-3: Sink TMDS Electrical – 340-600Mcsc – Jitter Tolerance

Test ID HF2-4: Sink TMDS Electrical – 340-600Mcsc – Differential Impedance (performed using sampling scope)





HDMI 2.0 Rx solution positioning statement

- Tektronix will support HDMI 2.0 Sink Electrical and protocol tests using either 2# AWG7122C (w/ Opt 01,02/06,08) OR 2# AWG70002A (W/ Opt 01,03 ,225)
- Solution Positioning:
 - Compliance solution for HDMI 2.0 Rx
 - 2# AWG7122C with opt 01, 02/06 and 08
 - 1# AFG3102/C

Customers can use common test setup for HDMI 1.4b and HDMI 2.0 giving value for their investment in Tektronix HDMI 1.4b Rx solution.

- Compliance and Margin solution for HDMI 2.0 Rx
 - 2# AWG70002A with Opt 01,03 and 225.
 - 1# AFG3102/C

Customers can use common test setup for HDMI 1.4b and HDMI 2.0 giving value for their investment in Tektronix HDMI 1.4b Rx solution





HDMI 2.0 Sink Test setup

Tektronix AFG3000 (Synchronize two AWGs)

Tektronix Oscilloscope





SalesU 2014 - SOL210 HDMI Solutions



59

Sink Testing 1.4b Vs 2.0

Jitter Tolerance test needs +ve and –ve lanes tested with 112ps delay line

Rest of the tests is similar to HDMI 1.4b tests

1.4b CTS test is a pre-requsite for HDMI 2.0

Need AWG 70002A for HDMI 2.0 Compliance and Margin needs while AWG7122C is suitable for HDMI 2.0 Compliance testing only..

Min 8GHz scope to 16GHz scope

Fixtures and Probes

HDM and HDM-DS Software





HDMI 2.0 Rx Compliance Software









HDMI 2.0 Equipment List

- DPO/DSA /MSO 70004C/B/D/DX with 10XL-Minimum 16GHz BW(we also support 12.5GHz BW scope)- needs Opt DJA, Opt SR-EMBD and SR-CUST.
 - Option HDM
 - Option HDM-DS
- AWG70002A With Option 01, 03 and 225
 - Rack Mount Kit
 - AFG3102/C
 - OR
 - AWG7122C with Option 01,02/06 and 08
 - AFG3102/C
- HDMI 2.0 Fixture set
- Termination Fixture (TF-HDMI-TPA-T)
- P7313SMA probes –Quantity 4
- HDMI DS accessory kit (Same 1.4b DS accessory kit is good enough)
- Programmable Dual Channel Power supply





SATA/SAS – Storage standard







SATA and SAS Industry Timeline



A Tektronix Company

The SATA Ecosystem: Now



Today, SATA is expanding in specialized low power, compact and high performance areas with BGA, small form factor, direct attach (M.2) and SATA-Express Solutions recently approved by SATA-IO.





SATA Transmitter Tests

UTD 1.4.2	UTD 1.4.3	UTD 1.5	
Normative	Normative	Normative	
Normative	Normative	Normative	🛛 🖵 рну
Normative	Normative	Normative	
Normative	Normative	Normative	
Normative	Normative	Normative	
Normative	Informative	Informative	
Normative	Informative	Informative	
Normative	Normative	Normative/Update	
Obsolete	Obsolete	Obsolete	
Normative	Normative	Normative	
Normative	Normative	Normative/Update	
Normative	Normative	Normative	
Normative	Normative	Normative/Update	
Normative	Normative	Obsolete	
Normative	Normative	Normative	≻OOB
Normative	Normative	Normative	
Normative	Normative	Normative	
Normative	Normative	Normative	
	UTD 1.4.2 Normative Normative Normative Normative Normative Normative Normative Obsolete Obsolete Obsolete Obsolete Obsolete Obsolete Normative Normative Normative Normative Normative Normative Normative Normative Normative Normative Normative Normative Normative Normative Normative Normative	UTD 1.4.2UTD 1.4.3NormativeNormativeNormativeNormativeNormativeNormativeNormativeNormativeNormativeInformativeNormativeInformativeNormativeInformativeNormativeObsoleteObsoleteObsoleteObsoleteObsoleteObsoleteObsoleteObsoleteObsoleteNormativ	UTD 1.4.2UTD 1.4.3UTD 1.5NormativeNormativeNormativeNormativeNormativeNormativeNormativeNormativeNormativeNormativeNormativeNormativeNormativeNormativeNormativeNormativeInformativeInformativeNormativeInformativeInformativeNormativeNormativeInformativeNormativeNormativeNormativeNormativeNormativeNormative/UpdateObsoleteObsoleteObsoleteObsoleteObsoleteObsoleteObsoleteObsoleteObsoleteObsoleteObsoleteObsoleteNormative </th





Transmitter Test Patterns

HFTP (High Frequency Test Pattern)





MFTP (Mid Frequency Test Pattern)

0011001100 1100110011

D24.3

D24.3

LFTP (Low Frequency Test Pattern)

0111100011 1000011100

D30.3

D30.3

LBP (Lone Bit Pattern)

	Trans	smissio	on Ord	er 🔸]
	D12	.0(0Ch)-	. 1	D11.4(8	Bh)+	D12	.0(0Ch)-	1	011.3(68	3h)+	1
-	0011	0110	1111	0100	0010	0011	0110	1111	0100	0011	1+
	3	6	F	4	2	3	6	F	4	3	1
_	D12	0/000		D11 4/9	Ph)	D12	0/0Ch		D11 3/6	Ph\	┢
.	D12	.0(0Ch)-	0011	D11.4(8	Bh)-	D12	.0(0Ch)	0011	D11.3(6	Bh)-	
+	D12 0011	0(0Ch)-	0011	D11.4(8	Bh)-	D12 0011	.0(0Ch)-	0011	D11.3(6	Bh)-	



Test Pattern Generation

- BIST-TSA: Self generated transmission of pattern (required)
 - T: Transmit only (no Rx required)
 - S: Scramble Bypass
 - A: ALIGN Bypass
- BIST-L: Far End Retimed Loopback (required)
 - Signal generator sends in pattern DUT retransmit same pattern



AWG Device State Control

Real Time Scope	DP072004B (GPIB8::1::INSTR)
BIST-L initialization by	Auto
Set scope scale, resolution and sampling rate	Custom Utility
Set vertical scales automatically	User Defined Batch Script
BIST-L validation required	Always
Number of times AWG is turned ON/OFF for putting DUT in BISTL mode	2
Horizontal scale for PHY-TSG BIST-L acquisition (us/div)	4
Resolution for PHY-TSG BIST-L acquisition (ps/pt)	20
OOB validation required	First time only

- DUT control a significant challenge
 - BIST-L (loopback) <u>required</u> for compliance
- AWG has a successful track record of DUT control
 - Initiates loopback while seamlessly transitioning to Tx/Rx testing
- 3rd party tools available (Drivemaster, serial port control)

and store storegy to	as system ne	v			
Surrating Rate: 10.000 000 G Sta	Status Degest		Run Made: Seguence	Fartie E	Al Cuquiti
Nex-Marte Lint		Segumne		and the second second second second	
User Defined Prodefined				Total Time : 197	Current: Running
Wanadaram Nama	Langth Dr. 4	12			
wavelorin manie	Congrant Da	Index No	Chi i Vesselarm	Wall Report D	rent Jump Till Gro Til
An test-ta	7.50 1 204		Gen2 30kHz 62_5aj	10	
align 32 24Gs	5,12 k 20	1	CIS01+_16x-24G8	1.44	
-align_32-6x	7.68 k 208	-	IDLE-125	10	
cra01+ 16x-24Gs	61.4 h 20	The State	ENE 12	12	
makelit-8.6s	2101 20		D10 2755 24C+	20	
Contract - DALLA	15 2 4 30		ainn 12 240s	400	
Ewnord - 2008	10.0 8 404		aver 266 al2 246a	65008	
CWRUDT=_x1E_24GB	30.7 k 20		-avec 256 at2 24Ga	65000	
D10 2 710-6s 1	5.76 k 20	10	evec 256 el2 24Ga	65000	
D10 2710 24Gs	4,16 k 20	11	-r rdy32 24Gs	100	BIST-I
Gent2 10kHz 52 Sel	1.20 M 20	12	align 32 24Gs		
CHARTER SA IE	5173 A 20	.13	-r_rdy32_24Ga	10	Initiator
GREAT-CH ZA-TEN	206 # 50	14	4_652_24Ge	2	initiator
Gen3-FEP-2A-Clean	552 8 20	15-	-r_ok32_24Gs	2	Seguence
Gen3-FCP-4A-1Err	552 8 20	16	-elign_32_24Ge	10	Jequence
Gen3-FCP-4A-Clean	552 a 20	17	sync 255 al2 24Ge	10	
HE 32Durand 24Ce	5.12 1.20	10	-x_rdy32-24Gs	20	
ALC: NAME AND ADDRESS OF	40.0.1.200	874	-50F_24Gs		and the second sec
	40.9 1 20	90	-wtrm+_24Gs	20	
IDLE-DA	11.5 k 28	20	-wtm+_24Gs	70	
idle-enalog_24Gs	16.3 k 20	n	aync_266_812_24Ga	200	
Idle-analog-5x	24.5 k 20	21	Gen2 309/12 62_5aj	7	
ME 201 IGN 2550Wor	41.2 + 20	24	HETP	Infinite	Stroop
ME TOChanged Shies	6 42 1 20		R 5G03-a-2A-10MHz	Infahre	Sliess
and account of the	10 10 1 10 10 10 10 10 10 10 10 10 10 10	-	H SG03-8-4A. 10MHT-	Intering	Dottorno
a ibas suce	0.12 k 20		H Status et al. 200812	Individue	Patterns
1 ip.12-6x	7.68 k 29		115003-0-44-33MH2-11	Individe	and the second se
-r_ok32_24Gs	5.12 h 20		Gen3.FCP.34.Clean	Infinite	Diagnosti
-t 0832-5x	7.68 1 20		Gen3-FCP-2A-1Em	infinite	Diagnosti
a min 12 240a	5.12 1 20 -	32	Gen3-FCP-4A-Clean	Infinite	Dattorne
A CONTRACTOR OF A CONTRACTOR OFTA CONTRACTOR O		15	Gent ICE 44 1Em	Infinite	Fallenis

lektronix



SATA PHY Test Solution

- TekExpress SATA-TSG software
 - NEW TekExpress version in Q2 (M.2, mSATA, etc.)
- AWG BIST-L library
 - Updated periodically, for latest chipset contact Randy White
- SATA 6 Gb/s serial error detector (scope/BSA symbol filtering)
 - Scope/AWG provides single setup for Tx and Rx
 - BERTScope roadmap includes Idle state and sequencing

ie View Tools Help			
	OUT ID	DUTDI	Rut Stop
Select Standard	Select Device	Select Test Suite	Watakan
Sental ATA	8 Drive	PHY-TSG-008	SATA Gen 2-UTD 1.4-Al
) SAS	SO NOR	() ISOHONI	(SATA (Gen a)
Derve : PHY-TSG-008 : SA	ITA Gen 2-UTD 1.4-All	lest Des	critition Configure
Denve : PHY-TSG-000 : SA 뮤 전 135	TA Gen 2-UTD 1.4-All	lest Dese T00;01 : Ths te	cription et is to very
Drive : PIIX-TSG-000 : SA PITSG VI - SG01 Driver 12 (VI TSG01 Driver 24 (TA Gen 2-UTD 1.4-All Natur Voltage System 1 Natur Voltage Spison 2	in Iest Dest Tigodi Thiste Instite Offerent Volage of the With Institute with	cription etitologic UTS show MD1
Detve : PI IV-TSG-008 : SA	TA Gen 2-UTD 1.4-All Aqual Velage-Sport 1 Aqual Velage-Sport 2 * inov	Test Des T50-01 : Thete bits the Offensel Weissen of the P- terminet with the offensel the off	cription et isto very TTa is 0.03x2 TTa is 0.04x2 Show MD1 Show MD1 Show Schematic Inter 2.2 Show Schematic
Dthre : PIIY-TSG-OOB : 5A	TA Gen 2-UTD 1.4-All Ngul Vetge-Svors 1 Ngul Vetge-Galan 2 19 Mich Vetge	* Test Dess TS0-01 : That is that he direct source to what contentance has off or social are used contentance	cription et is to verify all shows with the critP used LEP Isotitic Show Schematic Isotitic Select All
Drive : PIIY-TSG-008 : 54	ITA Gen 2-UTD 1-A-All Aquid Velage-Sector 1 Aquid Velage-Sector 2 te Nork Velage Benot Selancer	Tool Ores Tool of The te tool for Oreset and the Stream of Oreset and Home of Oreset sector and the Stream of Ores tool of Oreset sector and the Stream of Ores sector and the Stream of O	cription et is to very is to be with the ist to de tripping to the show Schematic Institute select All Select Repared

A Tektronix Company



Introduction to SAS









12G+ Design Problem: 1000mV, FFE, Crosstalk, DFE, 50mV

- Crosstalk and signal loss problems are the largest design challenge today.
- Significant advances in high tap count Decision Feedback Equalization are key to operating at 12G+.



Measurement for Crosstalk/ISI Evaluation

- SAS3_EYEOPENING* Measurement for accurate analysis of ISI and crosstalk effects
- Provides measure of relative vertical eye opening after reference equalization



*Note, this measurement is similar to the SAS-2 Waveform Distortion Penalty (WDP) measurement but also includes Tx EQ in addition to Rx DFE. The code was provided and distributed through the T10 Technical Committee and permission has been granted for Tektronix to reuse.





SAS3_EYEOPENING provides 4 different metrics

- 1. Relative Vertical Eye Opening: A direct indication of how much margin there is after equalization
 - Takes into account un-compensable ISI and crosstalk
 - ISI and crosstalk broken down in report
- 2. Main Cursor Amplitude: A direct indication of the amplitude after equalization
 - Assumes 800 mVppd max. TX launch amplitude, unless data is captured
- 3. Maximal FFE correction: A direct indication of how much FFE correction is required by the transmitter
 - Max(abs(Cpre/Ccntr,Cpost/Ccntr))
- 4. Maximal DFE correction: A direct indication of how much DFE correction is required by the receiver
 - Max(abs(DFE/Main))





A Note about SAS Test Points

Table 3 — 1.5 Gbps	, 3 Gbps, and 6 Gbp	os compliance points
--------------------	---------------------	----------------------

Compliance point	Туре	Description
ІТ	intra-enclosure (i.e., internal)	The signal from a transmitter device (see 3.1.110), as measured at probe points in a test load attached with an internal connector.
ITs ª	intra-enclosure (i.e., internal)	The location of a transmitter device where S-parameters are measured and where the TxRx connection begins. This location is at the transmitter device side of the internal connector with a test load or a TxRx connection attached with an internal connector.
IR	intra-enclosure (i.e., internal)	The signal going to a receiver device (see 3.1.77), as measured at probe points in a test load attached with an internal connector.
ст	inter-enclosure (i.e., cabinet)	The signal from a transmitter device, as measured at probe points in a test load attached with an external connector.
CT _S a	inter-enclosure (i.e., cabinet)	The location of a transmitter device where S-parameters are measured and where the TxRx connection begins. This location is at the transmitter device side of the external connector with a test load or a TxRx connection attached with an external connector.
CR	inter-enclosure (i.e., cabinet)	The signal going to a receiver device, as measured at probe points in a test load attached with an external connector.
^a Because th include the compliance S-paramete	e trained 1.5 Gbps, 3 mated connector, tra point and CT _S comp er measurement point	Gbps, and 6 Gbps transmitter device S-parameter specifications do not nsmitter device S-parameter measurement points are at the IT _S liance point. 1.5 Gbps, 3 Gbps, and 6 Gbps receiver device ts are at the IR compliance point and CR compliance point.





A Tektronix Company

SAS-3 PHY Transmitter Solution

Group 1	L – OOB Signaling
5.1.1	Maximum Noise During OOB Idle
5.1.2	OOB Burst Amplitude
5.1.3	OOB Offset Delta
5.1.4	OOB Common Mode Delta
Group 2	2 – Spread Spectrum Clocking (SSC) Requirements
5.2.1	SSC Modulation Type
5.2.2	SSC Modulation Frequency
5.2.3	SSC Modulation Deviation
5.2.4	SSC Balance
5.2.5	SSC DFDT
Group 3	8 – NRZ Data Signaling Requirements
5.3.1	Physical Link Rate Long Term Stability
5.3.2	Common Mode RMS Voltage Limit
5.3.3	Common Mode Spectrum
5.3.4	Peak to Peak Voltage
5.3.5	Voltage Modulation Amplitude (VMA)
5.3.6	Equalization
5.3.7	Rise Time
5.3.8	Fall Time
5.3.9	Random Jitter (RJ)
5.3.10	Total Jitter (TJ)
5.3.11	Waveform Distortion Penalty (WDP)
5.3.12	SAS3_EYEOPENING
5.3.13	Pre Cursor Equalization Ratio
5.3.14	Post Cursor Equalization Ratio
5.3.15	Transition Bit Voltage PK-PK (VHL)
5.3.16	Unit Interval

SAS-3 1.5/3/6/12 Gb/s Tx Test Software



TekExpress SAS3-TSG Automation Software



A Tektronix Company
SAS-3 PHY Transmitter Solution

Option SAS3-TSG

- Automated transmitter validation for 1.5, 3, 6 and 12 Gb/s SAS physical layer specification
- Integrated SAS3_EYEOPENING and WDP* measurements for accurate analysis of ISI and crosstalk effects and relative vertical eye opening after reference equalization
- Easily reconfigure existing measurements to create user-specified test parameters or test limits
- Multiple plots and measurement configurations provides a quick comparison of the same acquired data with different settings
- Simultaneous two lane testing of primary and secondary ports
- Detailed test reports with screenshots, setup details, and pass/fail limits





Beyond Compliance

- How much margin is there in my design?
- How many DFE/FFE taps are needed to meet the system budget?
- What is longest channel (cable/backplane) the system can tolerate?
- How does process/voltage/temperature affect device performance?



Flexible Link Analysis Tools

- DFE/FFE modeling
 - Reference equalizer vs. vendor-specific (IBIS-AMI)
 - Equalization key differentiator for PHY vendors
- Enhanced de-embedding
 - Full four-port network characterization
- Channel emulation for margin analysis



Recommended Equipment

The following components are required for performing SAS12 Tx measurements

- DPO/MSO70000C/D/DX Series Oscilloscope with Opt. 2XL or higher
 - 12.5 GHz or higher recommended for 1.5, 3, or 6 Gb/s
 - 20 GHz or higher recommended for 12 Gb/s
- DPOJET Advanced (DJA) Prerequisite
- Option SAS3-TSG & SAS3-TSGW (required for WDP measurements)
- Test Fixtures:
 - <u>TF-SAS-TPA-R</u> SAS Gen3 Receptacle Adapter (drive form factor) or
 - <u>TF-SASHD-TPA-R</u> miniSASHD 12G SAS Receptacle (mini SAS HD 4i/x cables) or
 - Set of <u>TF-SASHD-TPAR-P</u> miniSASHD 12G SAS (Right Side) Plug and <u>TF-SASHD-TPAL-P</u> miniSASHD 12G SAS (Left Side) Plug (x8)
- PMCABLE1M or equivalent Phase Matched Cable Set (qty: 2)





SAS 12 Gb/s Rx Test Setup

- Similar to SAS 6 Gb/s Rx configuration
- Rx calibration -> CJTPAT -> BER test
- Tektronix Method of Implementation (MOI) provides complete Rx Test procedure

SAS 12 Gb/s Rx MOI



SAS 12G Rx Equipment



Trained Link for Jitter Tolerance Test

- Complete Rx test exercises both CDR and Tx/Rx EQ capabilities
- Current options for training link
 - Iterate possible Tx/Rx EQ states and apply from 'best' optimized eye
 - Directly apply Preset based on typical configuration for worst case channel



Stressed Pattern Calibration – Putting it Together



Rx Results (BERTScope)

Automated Scan from 10 Hz to 100 MHz

DATA T-MHz

T-SJ

2

10

12

14

16

18

20

22

24

28

SAS 12 Gb/s spec requires 97, 240 kHz & 2.06, 3.6 and 15 MHz



SJ Bits Errors BER Status ThreshVX DelavPS 0.1 4.52 6E+08 0.00E+00 PASSED 0 267.531 0 266.451 01 21 6F+08 0 0.00E+00.PASSED 0 0.1 0.00E+00 PASSED 266.451 1.42 6F+08 0 0 0.1 1.04 6E+08 0.00E+00 PASSED -2 266.451 0 266.451 0.1 0.9 6F+08 0 0.00E+00 PASSED 0 0.1 0.74 6E+08 0 0.00E+00 PASSED 0 266.451 0.1 0.00E+00 PASSED -2 266.451 0.64 6F+08 0 266.451 0.1 0.56 6F+08 0 0.00E+00 PASSED 0 0.1 0.54 6E+08 0.00E+00 PASSED 266.451 0 01 0.52 6F+08 0 0.00E+00 PASSED 0 266.451 0.1 0.00E+00 PASSED 266.451 0.48 6F+08 0 0 0.1 0.42 6F+08 0.00E+00 PASSED 266 451 0 0 267.531 0.1 0.46 6F+08 0 0.00E+00 PASSED 0 0.46 6E+08 0 0.00E+00 PASSED 0 266.451 0.46 6E+08 0.00E+00 PASSED 266.451 0 0 266.451 0 46 6F+08 0.00E+00.PASSED 0 0 6E+08 0.42 Ω 0.00E+00 PASSED Ω 266.451 0.42 6E+08 0 0.00E+00 PASSED 266.451 0 0.00E+00 PASSED 266.451 0.44 6F+08 0 0 0.44 6E+08 0 0.00E+00 PASSED 0 266.451 0.00E+00 PASSED 266.451 0.44 6F+08 0 0 0.00E+00.PASSED 266 451 0 46 6F+08 0 0 0.44 6E+08 0 0.00E+00 PASSED 0 266.451 0.46 6E+08 0 0.00E+00 PASSED 0 267.531 6E+08 0.00E+00 PASSED 266.451 0.46 0 0 267.531 0 46 6F+08 0 0.00E+00 PASSED -2 0.00E+00 PASSED 267.531 0.48 6F+08 0 1 0.48 6F+08 0 0.00E+00 PASSED 266.451 0 267.531 0.46 6F+08 0 0.00E+00 PASSED -2 0.00E+00 PASSED 0.48 6E+08 0 0 266.451 0.46 0.00E+00 PASSED 266.451 6F+08 0 0 0.44 6F+08 0 0.00E+00 PASSED -1 267.531 0.42 6E+08 0.00E+00 PASSED -3 267.531 0 0.00E+00 PASSED 0 42 6F+08 0 266 451 0 0.00E+00 PASSED 266.451 0.42 6F+08 0 0 0.46 6F+08 0.00E+00 PASSED 266.451 0 0 267.531 0.46 6E+08 0 0.00E+00 PASSED -2 0.48 6E+08 0 0.00E+00 PASSED 0 266.451 0.46 6E+08 0 0.00E+00 PASSED 267.531 -1 0.00E+00 PASSED 266.451 0 48 6F+08 0 0 267.531 0.48 6F+08 0 0.00E+00 PASSED -2 0.48 6E+08 0 0.00E+00 PASSED 0 266.451 266.451 0.5 6F+08 0 0.00E+00 PASSED 0 0.52 6F+08 0 0.00E+00 PASSED -2 267.531 0.52 6F+08 0.00F+00 PASSED 266.451 0 0 0.00E+00 PASSED 267.531 0.52 6F+08 0 -1 0.00E+00 PASSED 0.54 6E+08 0 Ω 267.531 0.52 6E+08 0.00E+00 PASSED 266.451 LIMIT 0.54 6E+08 0 0.00E+00 REACHED 266.451 0 **Tektronix**[®]

A Tektronix Company

DDR – DDR4 Time







DDRA Features and Benefits

A Tektronix Company

Complete Solution for Memory Interface Physical Layer Test



Feature	Benefits
Memory Validation and Debug	Comprehensive support for validation of multiple memory standards including DDR4 and LPDDR3 the newest standards targeted for Server/Computer and Mobile handsets.
Selectable Speed Grades	Support for various JEDEC specification defined speed grades as well as custom speeds
Auto Configuration Wizard	Easily set up the test configuration for performing the analysis.
Qualified Multi-Rank Measurements	Isolate measurements to a rank of interest by using the chip select signal in a multi rank configuration
Cycle Type Identification	Navigate and Timestamp all the READ and WRITE cycles in an acquired record using Search and Mark
Visual Trigger / Pin Point Triggering	Quickly trigger, isolate and capture events of interest with Pin-Point HW Triggering combined with Visual Trigger and Active Search and Mark capabilities in Tektronix Oscilloscopes, making them an indispensable tool for Memory Interface Validation.
De-embedding	De-embed the effects of the Interposers and Probes to provide more accurately representation of the signal.
Test Selection	Provides the ability to select the Memory specification and the Speed Grade against which the analysis needs to be done as well as individual tests or group of tests to perform targeted analysis.
Reporting	Automatically generate consolidated reports that include pass/fail results, statistical measurement information as well as details about the test setup
Conformance and Debug	Quickly switch into debug mode in case a system fails conformance tests and use the DPOJET jitter analysis package
Probing Solutions	P7500 Trimode Probe Family and Micro-Coax Tips combined with Nexus Technology Interposers for various memory standards and packaging types results in a complete probing system that provides easy access to memory interface signals and allows making differential, single-ended, and common mode measurements accurately and definitively
Digital Channels on MSO	Address/Command signals acquired on the digital channels of the Mixed Signal Oscilloscope can be used to precisely qualify bus cycles or events of interest as well as perform timing measurements
Analysis and Debug Tools	Tektronix provides a broad range of tools for Electrical Test, Logic Debug and Execution Validation.



Supported Standards

- Comprehensive coverage of multiple JEDEC memory standards in a single package
- Support for all the JEDEC defined speed grades in each standard as well custom settings
- JEDEC Standards specify measurements & methods

Memory Type	JEDEC Specification
DDR	JESD79E
DDR2	JESD79-2F
DDR3	JESD79- 3F
DDR3L	JESD79-3-1
DDR4	JESD79-4
LPDDR	JESD209A
LPDDR2	JESD209-2E
LPDDR3	JESD209-3
GDDR5	JESD212





Oscilloscope Bandwidth Requirement

Memory Technology	DDR	DDR2	DDR2	DDR3	DDR3	DDR3L	LPDDR3	DDR4
Speed	all rates	to 400MT/s	to 800MT/s	to 1600MT/s	to 2400MT/s	to 1600MT/s	to 1600MT/s	to 3200MT/s
Max slew rate	5	5	5	10	12	12	8	18
Typical V swing	1.8	1.25	1.25	1	1	0.9	0.6	0.8
20-80 risetime (ps)	216	150	150	60	50	45	45	27
Equivalent Edge BW	1.9	2.7	2.7	6.7	8.0	8.9	8.9	15.0
Recommended Scope BW (Max Performance)	2.5	3.5	4.0	12.5	12.5	12.5	12.5	16
Recommended Scope BW (Typ Performance)	2.5	2.5	3.5	8.0	12.5	12.5	12.5	12.5

Highest Accuracy on Faster Slew rates

Slew Rates are about 80% of the Max Spec

DDR3L, DDR4 and LPDDR3 is supported only on DSA/MSO/DPO70000C/D models only



Tektronix[•]



www.tektronix.com/ddr

Test Setup and Configuration

- All the tests are logically grouped based on the input source requirement
 - READ
 - WRITE
 - CLOCK
 - ADDR/CMD
- Quickly set up the test configuration by selecting a complete group or individual tests for targeted analysis.
- Flexible input source requirement, inputs are not hardwired to a particular Oscilloscope channel.

Setup	Generation, Rate and Levels	Measurement Type		Me	asurem Sources	ent ;		Recalc
		In Minite Bursts Measurements	~	DQS	Ch 1	T		
	2 Measurements and Sources	Data Eye Height		DQ	Ch 2	T		Single
Results	3 Burst Detection Method	Data Eye Width		СК	Ch3	T		Bun
Plots	4 Burst Detection Settings		~				< Prev	Show Plots
Reports	5 Thresholds and Scaling	Cannot select Diff and SE measurement	s at the sai	me tim	e		Next ►	Advanced Setu
-			_	_	_			DPOJET

Burst Detection

A Tektronix Company

- Read / Write bursts are automatically detected for analysis purposes
- Several different techniques are used for Read/Write Burst Separation
 - DQ/DQS phase alignment: DQ and DQS have different phase relationship in Read and Write bursts
 - CS, Latency + DQ/DQS Phase Alignment: CS is used to quality the occurrence of a burst, followed by DQ/DS phase relationship to distinguish between Read/Write
 - Logic State + Burst latency: The command bus probed using the digital channels on the MSO is used to identify Read/Write commands on the command bus are quality and distinguish Read and Write bursts
- Options are provided to adjust the levels to improve burst detection in systems with lower signal integrity

CONTRACTOR AND A DESCRIPTION A			Recat
	💽 DQ/DQS Phase Alignment		CO
Measurements and Sources	O Chip Select, Latency + DQ/DQS Phase Alignment		Single
Ţ	O Logic State + Burst Latency		
Results 3 Burst Detection Method	minim mini		Run
	- Ous		0
Plots Burst Detection Settings		Prev	Show Plats
5 Thresholds and Scaling	Neasurement results may yary as the Ref levels are channed	(Hereite)	Advanced Satu



RAS# WE# CAS# CS#





Burst Detection

- Easily Identify, Mark & Measure all Read / Write bursts
 - Scroll through marked reads / writes across the entire waveform record
 - Measurements performed on ALL Reads/writes within an acquisition





Reports

- Analysis results are compiled into an HTML report enabling easy report management and distribution.
- Report includes
 - Measurement results
 - Pass/Fail test results based on specification values
 - Summary and detail plots
 - Oscilloscope screenshots
 - Measurement and Instrument configuration summary
- Report contents are user definable content
- Provision to append more results later

Description	Mean Stil Dev		Max.	Miter	p.p.	Pop	
Bata Eye Height, DQ, DQS	485.04m/V	\$3.316mV	522 P4mW	447.34mV	76-400mW	2	
Current Acquisition	622-74mi¥	0.0000V	522 74ml/	522.74mV	0.0000V	1	

772 50pe | 0.0000s

Pass/Fail Summary There were no pass/fail limits defined for the selected measurement(s).

372 50ps 772 50ps

Piot Images



Measurement Results

Current Acquisition



utation Max.cc Min.cc 0.0000V 0.0000V 0.0000V 0.0000V 0.0000V 0.0000V

Tektronix[®]



tup	Overall Test Result:	🕴 Fail				View	Summary	Expand	Recalc
	8 Description	Pass/Fail	Mean	Std Dev	Max	Min	р-р	Population	(A)
	🛨 Data Eye Width, DQ.		277.69ps	0.0000s	277.69ps	277.69ps	0.0000s	1	Single
	🛨 tDH-Diff(base), DQS	🥑 Pass	517.93ps	78.008ps	908.52ps	214.20ps	694.32ps	856	single
_	🛨 tDQSH, DQS	Pass	1.2500ns	6.7707ps	1.2692ns	1.2249ns	44.286ps	898	
ults	🛨 tDQSL, DQS	🥝 Pass	1.2479ns	6.6527ps	1.2663ns	1.2240ns	42.297ps	783	Run
	🕨 🗉 tDS-Diff(base), DQS	🔞 Fail	581.49ps	132.47ps	929.69ps	6.880309	922.83ps	951	
ots	High Limit								Show Plots
	Low Limit	🕴 Fail				75.000ps			alle
	Current Acquisition	n	581.49ps	132.47ps	929.69ps 🔍	6.8603ps 🔍	922.83ps	951	Advanced Setur

Beyond DDRA

- Tektronix Oscilloscopes come with several tools that aid in debug of Memory Interfaces
 - DPOJET advanced Jitter analysis toolkit
 - PinPoint Triggering
 - Visual Trigger
 - Mask Testing
 - Advanced Search and Mark







Signal Analysis & Debug DDRA + DPOJET

- DDRA is not a closed tool seamlessly links directly to DPOJET for measurement analysis
- Opportunity to change or fine-tune settings, add new measurements as needed



- DPOJET powerful measurement engine for DDRA
- All settings are explicit you can see them and change them.



DPOJET Debug Tools

- "Find Worst Case Events" feature
 - Zoom to waveform from Min / Max for each measurement





Pinpoint Triggering

- Fastest way to solve sophisticated Memory signaling issues
 - Superior real-time insight into the complex signaling
 - DPX (FastAcq) and Pinpoint Triggering gives you "the power to see what others can't"
 - FastAcq shows any disparities on signals, like infrequent glitch's





Visual Trigger

- 8 customizable zones to quality HW trigger setup
- Areas may be resized or moved after creation
- Four standard shapes supported (rectangle, triangle, hexagon, trapezoid)
- Custom shapes may be built from templates up to 48 verticies
- Areas are "keep in" or "keep out" and can be applied to either trigA or trigB.
- Can be used to
 - Separate Read / Write Bursts
 - Separate ranks
 - Look for pattern dependencies
 - Enable persistence eye diagrams





Visual Trigger Used For DQ Pattern Detection 010000X Pattern



A Tektronix Company

Advanced Search and Mark

- Scans entire acquisition for multiple occurrences of an event and marks each occurrence
- Extends across live data, stored as well as math waveforms.
- Integrated with Trigger function and extends it
 - Marks all events in the current acquisition that match the trigger setup
- Integrated with DDRA
 - DDRA uses ASM to mark all the events of interest and the marked events are used as gates for analysis by DDRA







TriMode Probing

- TriMode, with a single probe-DUT connection, allows:
 - Traditional differential measurements: V+ to V-
 - Independent single ended measurements on either input
 - V+ with respect to ground
 - V- with respect to ground
 - Direct common mode measurements: ((V+) + (V-))/2 with respect to ground
- Many standards require both differential and single-ended voltage limit measurements. Requires two separate probes – Until Now!





Before and After



Before TriMode Probing

1 Probe for Differential 2 Probes for SE and Common Mode

or

1 Probe Soldered and Re-soldered 3 times 2 Probes for Common Mode





After TriMode Probing

1 Probe and 1 setup for Differential, SE and Common Mode



Memory Component Interposers

- Provide easy access to signals of Interest
- Controller Impedance path with embedded resistor for good signal Integrity
- De-embed filters to remove effects of interposer tap trace
- SPICE model available upon request for simulation and analysis

	Memory Standard	Supported Form Factors	Interposer Types	
	DDR2	- BGA	Socketed InterposerDirect Attach Interposer	
	DDR3	- BGA	 Socketed Interposer Direct Attach Interposer MSO DIMM Interposer Instrumented DIMM 	
	DDR4	- BGA	 Socketed Interposer Direct Attach Perimeter Interposer MSO DIMM Interposer Instrumented DIMM 	AIT RIGHT RESERV DORANCI BP 7085C- CPRJF Pht (c) 2011 Hedd (h)3 5-1
	LPDDR2	- BGA - PoP	Socketed InterposerPoP Interposer	
	LPDDR3	- BGA - PoP	Socketed InterposerPoP Interposer	
k	GDDR5	- BGA	Socketed InterposerDirect Attach Interposer	Tektron
	And the second se			

A Tektronix Company

De-embedding

- In order to remove the effects on the Interposer, probe tips and probes de-embedding must be considered.
- De-embedding filters will available for the interposers upon request.
 These de-embedding filters are developed assuming nominal values
- For more accurate characterization for a particular setup SDLA visualizer for Real time scopes can be used







Memory Validation Continuum



TLA7BBx Logic Analyzer Modules

Proven Technology for Analyzing DDR3 SDRAM

DIGITAL CHARACTERISTICS	TLA7BB2	TLA7BB3	TLA7BB4		
Digital Channels	68	102	136		
High Speed Timing (MagniVu)	50GS/s (20ps)				
Deep Memory Timing	Up to 6.4GS/s				
State Speed	Up to 1.4GHz/3.0Gbps				
Memory Depth	n Standard 2Mb, Maximum 64Mb				
Probes	All P68xx and P69xx				
iCapture (Analog Mux)		3 GHz			



- Preserve investment in TLA7BBx modules
- Enable higher DDR3 speed support with new interposer





TLA- Example State / MagniVu Display

- Command / Address / Control
- DQ Read and Write Data
- Up to 64M-sample state memory
- Simultaneous
 50GHz MagniVu timing

표	Shahe								
in M	P. 2 1	140	å Activity j	Threshold III. A. A	X 10 11 0 16 0	Search	19.00		
0	- Cusor 1	to Curro	2* =0t						
1	lamia	Timestamp	address_0	S. JER 30, 44 Weaton 102	D.JOR 31.44	S_DOR 30_AA	Cheld itz	D. DON NO. 48 Cataffactor	
	117A 115 117	1.055 m 1.054 m 1.054 m 1.055 m 1.055 m 1.074 m 1.075 m 1.075 m 1.074 m	70309	INC WITTE COLO. Upth - JOURSE COMMAND DISL JOURSE COMMAND DISL JOURSE COMMAND DIST JOURSE COMMAND DISL JOURSE COMMAND	2711271 Cross-cost Cost-cost Cross-cost Cost-cost-cost-cost-cost-cost-cost-cost-c	104/1704/79 C5705520 AF794/79 C5705520 OF700770 75207520 C00005800		0 0 0 0 0 0 0 0	
1	Magnil/a →E R+ St & EF X -La S → New → Negrovu 1 Activity & Threshold OF Velue 11 Descurptors (2), (2), Tree/Dir 400pb → (* (*), (*), (*), (*), (*), (*), (*), (
				A. A. A.L	9 9		Der Miller	10.000	
-	Wavidium	L'éner	10.72	tres B1A25re 32.328re		W2814	394,720 H	30.022	Nel 30.5289 II.12898 II.42898
	PINI: AGD	alse -	005		10300				20000
⊨	Phillip Land	0.00							
	agrinu: Lo	100		20 K.W.		N NR	None of	V-II-V	
	tomate: IN	100							
	RO DataRu	oto 1		10 10	FR B AA MA AA		8 60	05	68 69
F	territe or	262							
	RD DataBy	107		.co X 40	A7 & CD #	19	HE XXCI	12 12 7	5 11 1 10 XX 31 X 11 X
	templer De	257							فتستقصد ستشكد ويهوا التفاج
	RD_DataBy	(B) -		10	PB AA V	At	C5 2	CO OF	07 07 7E 0 C6 27 0 C6 C6
	Segnifican Die	254							
Ð	RD DataBy	144		55	42 45	42	0.021		4C 83 40 07 40 40 00
	tegniVit: DQ	2555							
	RD_Databy	(96)		20		E 2	5 B7		AD AT
	fagnillu: DQ	258							
	RD_Oataby	read -	■X	de	∦(_+0) ∦	CE O	42 O KOK		66 (6C)09 # 07 (01
	tagratiu: De	Q57							
	RD_DataBy	te7.		- 40	10	N. CE	- (maxim)	R7	
4	_	_	_			_	_	_	2
-					0.900				





DDR3 Sweep

100mV Resolution, Full Burst Mode / 8 DQ Eyes, Reads





8 valid DQ eyes



Memory Compliance Analyzer

REAL-TIME PROTOCOL COMPLIANCE ANALYSIS

- Analysis 160+ categories of JEDEC spec parameters
- Includes Power up/down, self-refresh and autoprecharge (RDA/WRA) analysis
- Timing and State analysis
- HTML reports / XML exporting



Real-time AND Post Capture Compliance Analysis

Command/Address



Thanks!





