




Combating Closed Eyes – Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels



BERTScope™

Why Test the Receiver?

- Serial Data communications standards have always specified both the **transmitter** and **receiver** physical layer characteristics
- Historically receivers have not been tested in compliance workshops except in communication standards
- *Why?*
 - Receiver testing was perceived as “difficult”
 - In reality – not familiar
 - Testing requires different instruments
 - Test set up requires “calibration” before use.
 - There was enough margin to assure system testing covered through transmitter test and interoperability



Why Receiver Testing is Different

BERTScope™

Receivers


Poor quality bits in....

"Receiver", "Re-Timer"
"Decision Circuit", "SERDES"



Receiver

Pristine bits out....



Bright... Shiny...
New...

Wrong?

- Transmitters are tested with eye diagram analysis but a Receiver Changes *Everything*
- Can no longer rely on how good the eye looks as a measure of performance....
....the eye shape only tells how nice the output stage is.



Receivers are Tested with
BER

Tektronix

Introducing the BERT

BERTScope™

- The Bit Error Ratio Tester is the basic instrument used for receiver testing.
- The BERT is comprised of two main components
 - Pattern Generator
 - Error Detector




(Sometimes device being tested contains built in PG & ED, but not usually stress)

Tektronix


Creating the Stressed Signal

Dynamically Change Data Rate, Stress, Pattern




Creating the Stressed Signal

Dynamically change Data Rate, Stress, Pattern




Start Testing Quickly




1. Recall stressed eye configuration
2. Apply stressed eye signal to DUT's receiver
3. DUT loops received bits back to BERTScope Error Detector
4. BERTScope counts any errors

Deep Insight with the BERTScope Toolkit


The BERTScope Eye Diagram



Deep Insight with the BERTScope Toolkit



Deeper Insight




What is a BERTScope?

A Combination BERT and Scope for Computer Bus and Communications Serial Data Applications

- 1 Pattern Generator (with optional Stress) sends bits, e.g. a PRBS pattern

A Typical Receiver Test Setup




Easy Transition from Test to Debug The BERTScope Toolkit

The BERTScope correlates eye, jitter, pattern, bit error effects together in a way that is easy to understand and with depth of measurement unique to BERTs.

- BER
- Eye Diagram
- BER Contour
- Q Factor
- Jitter
- Jitter Tolerance
- Jitter Decomposition
- Error Correlation



Agenda

- So What's the Problem?
- What Can Happen to Data?
- Measuring Insertion Loss
- Methods of Compensation
- Impulse Responses & FIRs
- PCIe Pre-Emphasis Example
- Designs of Equalization
- Summary



Pre-Emphasis & Equalization... What's the Big Deal?

- 1. Higher data rates, longer distances, cheaper materials are a recipe for trouble
- Bandwidth limitations are caused by frequency - dependent losses in all types of media
 -E.g. 40" of FR-4 Material



BERTScope®

Impact of Bandwidth Limitations

Bandwidth limitations create inter-symbol interference which eventually limit the ability to distinguish one bit from another

1.25 Gbps

2.5 Gbps

5.0 Gbps

Noise/jitter closes-down the available headroom in the eye opening
Measured eye diagrams from a 40" PCI-Compliance ISI Trace, PRBS-7 Pattern

Tektronix

BERTScope®

What Happens to Data?

Using a 40" PCI-Compliance ISI channel at 5Gbps, PRBS data is significantly distorted


- Baseline wander follows consecutive bits in the bit pattern
- Certain bit patterns cause the **worst** opening
 - These will have high bit error rates

Tektronix

Channel Loss Causes Bit Errors Pattern Dependent

BERTScope®

- In these types of channels, we can study bit error locations in the received pattern...



- Here we have found 2,291 bit errors that all happened at this most-distorted bit in the PRBS pattern

Tektronix

Loss Impact on Jitter Margin


BERTScope®

- ISI adds to Deterministic Jitter
- RJ remains close to the same
- This closes-down the eye...
...and makes less margin
- At 5Gbps, 53% of eye is lost to jitter

We want to avoid this...

Measurement of Jitter Peak
(BER Bathub)


40" ISI Compliance Channel
5 Gbps, PRBS-7 pattern




Tektronix

Insertion Loss of Channel

BERTScope™




Its easy to measure channel insertion loss (S21) with PRBS data...



Insertion Loss of Channel (continued)


BERTScope™

Same can be done with a single step response...



Insertion Loss Measurement Comparison


A common but expensive way to measure insertion loss is with a Vector Network Analyzer (VNA)



(For all these PCIe experiments, a 7.5GHz BW filter was used for the time-domain captures, removing this filter increases S21 measurement range to >20GHz)

How Could You Correct For This?



Linear Signal Processing



Why Choose One Architecture Over Another?

BERTScope®

- Channels have **high frequency loss**
 - so equalizers must have **high frequency gain**
- Equalizers therefore amplify high frequencies
- This **amplifies noise** as well as signal
- Noise is added** by cross-talk, processing physics or noise interference at transmitters, receivers or channels
- Pre-emphasizing a transmitter **avoids noises** induced to the channel or receiver from being amplified
- In **dynamic** systems, a receiver is required to **estimate** how much equalization is required which can motivate **receiver-based equalization**
- Different architectures imply different IC space/power requirements**



Tektronix


Synthesizing the Equalization Filter

BERTScope®


Time-domain or Frequency domain

Time-Domain


- High-frequencies found in step transitions must be exaggerated



- This amount of Gain needs to be applied to a step...



- The resulting step response is required to pass through the channel unharmed




Tektronix

Synthesizing the Equalization

BERTScope®

Time-domain or Frequency domain (continued)




Tektronix

Finite Impulse Response (FIR) Filters

BERTScope®

Linear Implementation that offers flat phase response




- This circuit performs a **convolution of Data-In with Taps-heights**
- An impulse in, yields tap-heights spaced by t_d out
 - **Tap-heights**, therefore, are **set to be the impulse response**
- **A step in**, yields an **integration of the Tap-heights out**
- Any number of taps can be used to generate any length of impulse response
 - But **creating analog delays** can be **troublesome**

Tektronix

Digital Finite Impulse Response (FIR) Filters

BERTScope®

- A clock is required and only digital 1's and 0's are processed




- Again, flat phase response
- Again, **Tap-heights** are set to the **impulse response desired**
- **Delays** elements implemented with clocking input
 - This tracks data rate

Tektronix

Desired Synthesized Response to an FIR Need to Calculate Tap Heights

BERTScope®

- After we've synthesized the desired step response, to use an FIR filter, we need to compute the tap heights



Tektronix


Relating Tap-Heights to Step Responses

Digital FIR's only need simple addition/subtraction

BERTScope®


1. Calculate Tap Heights from Step Amplitudes

T0	1	$= (B0+B3)/4$
T1	-0.3	$= (B1-B0)/4$
T2	-0.2	$= (B2-B1)/4$
T3	-0.1	$= (B3-B2)/4$



2. Calculate Bit Amplitudes from Tap Heights

B0 Ampl	3.2 units	$= 2*(T0-T1-T2-T3)$
B1 Ampl	2 units	$= 2*(T0+T1-T2-T3)$
B2 Ampl	1.2 units	$= 2*(T0+T1+T2-T3)$
B3 Ampl	0.8 units	$= 2*(T0+T1+T2+T3)$





Tektronix

Relating to Gen2 PCIe Example


5 Gbps over variable trace lengths

BERTScope®


- 1. The Compliance ISI channel is a 40" trace
 - Used to create 5:1 ratio of eye closure



- 2. 2-tap Pre-emphasis is used to compensate for losses
 - 3.5dB or -6dB $[20*\text{LOG}(B0/B1)]$




Measured Single Valued Waveform on BERTScope



Tektronix


PCIe Eye Diagram

2-Tap -6dB Pre-emphasis



1.

Applied to
PRBS Data




2.

Causes a
Multi-level
Eye Diagram

3.

Measurement of Eye Mask
Testing On BERTScope




This complicates Tx mask testing
- 2 masks are needed

Impact of 2-tap Pre-Emphasis on PCIe Compliance Channel – Frequency Domain

PRBS
Time-
Domain
Response


1.



0 dB
(none) -3.5dB -6dB

Freq.
Content


2.



By taking ratios of frequency
content of pre-emphasized data
as compared to non-pre-
emphasized data...

Pre-
Emphasis
Gain


3.



...we can see what frequency
boost is accomplished and
compare that to the inverse of the
measured trace loss.

-6dB is required for this 40" trace


Impact on Pulses – Time Domain



Measurement of Single-Valued Waveforms On BERTScope



Pre-Emphasis Impact on Eye Diagrams



Measurement of Eye Diagrams on BERTScope
40" PCI Compliance ISI Board, 5Gbps PRBS-7 Data




Pre-Emphasis Impact on BER and Eye Margin

BERTScope™

Eye Opening 1.
(BER Contour Measurement)

Measurements on BERTScope





Jitter Peak 2.
(Bathtub)

TJ = 17ps
DJ = 5ps
RJ = 0.9ps

TJ = 106ps
DJ = 83ps
RJ = 01.7ps

TJ = 35ps
DJ = 19ps
RJ = 1.2ps




Tektronix

Decision Feedback Equalization Effectively further open the eye

BERTScope™

Correct baseline wander of received data stream by subtracting off a portion of recent history




40" PCI Compliance ISI Board, 5Gbps PRBS-7 Data

Tektronix

Decision Feedback Equalization Block Diagram

BERTScope™




- Clock recovery is required for the DFE to operate
- More or Less flip-flops can be used
- This varies the amount of equalization

Tektronix

High-End Receiver-Side Equalization Block Diagram

BERTScope™



- Implements a 4 tap linear equalizer with a 4 tap DFE

Tektronix

Conclusion

- Channel Losses can be **overcome** using a combination of **Pre-Compensation** and/or **Equalization** to reverse the channel impact
- Many **time-domain** and **frequency-domain measurements** are used when studying equalization and channel losses

a. • **Eye Diagrams:**
Bandwidth, Low Jitter


• **Single-Valued Waveforms:** **b.**
Sample resolution, # of samples

c. • **Jitter Peaks (BER Bathtub):**
Real BER measurement, time resolution

• **BER Contour:** Speed of measurement, **d.**
time/threshold resolution

e. • **PatternVu :** Continuous
Time Linear Equalizer

• **Eye Mask Testing:** **f.**
Depth of measurement, sub-rate triggers



All these measurements were made with BERTScope

Product Summary



BERTScope

- Main product
- BERT & Scope
- Serial & Communications



Clock Recovery

- Used with BERTs & Scopes
- Jitter measurement



Pre-Emphasis

- Add-on to BERTScope Generator
- Boost output to overcome loss



Bitanalyzer

- Basic BERT & Scope


- 26G
- 17.5G
- 12.5G
- 8.5G

- 28.6G
- 17.5G
- 12.5G


- 12.5G

- 1.5G/1.6G

BERTScope's Applications In High Speed Serial Data



Questions?





**Thank
You**



Tektronix