

DisplayPort Solutions-Customer Presentation







DisplayPort 1.2 Spec Update Agenda

- DisplayPort 1.2 Overview
- DisplayPort Transmitter Testing
 - What's New: T2, TP3, TP3EQ
 - Physical Layer Test Overview for DP1.2
 - Manual measurements / DPOJET / SDLA
 - CTLE required in Rx
 - DP-AUX: Control DUT parameters
 - Controls ALL TX. RX devices without vendor-specific control SW
- Test Automation:
 - Full Main Link testing with DP12 Automated tool set
 - DP 1.2 Tx:
 - Including Single-Ended and Diff Measurements (Intra-Pair Skew, AC Common

Mode)

- Using RF Switch Integration
- Improved Debug Tools
- DisplayPort Sink/Receiver Testing
 - BSA125C configurations towards Rx testing
 - Jitter Impairment profile and observation times
- eDP testing for eDP 1.4 specification

Reference: VESA® DisplayPort® PHY Compliance Test Specification Version 1.2



DisplayPort – Technology Overview

DisplayPort is expanding its foot print

- Standard DisplayPort
 - Specification Version 1.2
 - CTS Version 1.2b
 - Data Rates 1.62GBps, 2.7Gbps and 5.4Gbps
 - Box to Box (1, 2, 4 lanes)

eDP

- Specification Version 1.4
- CTG in progress
- Data Rates 1.62Gbps to 5.4Gbps
- Embedded(single box Laptops) (1,2,4 lanes)

MyDP

- Specification Version 1.0
- CTS Version 1.0 (in approval)
- Data Rates 1.62GBps, 2.7Gbps and 5.4Gbps
- Mobiles (1 lane)

•iDP

- Specification Version 1.1
- CTG
- Data Rates 3.24, 3.78
- LVDS replacement










DisplayPort 1.2 Overview

The DisplayPort PHY Compliance Test Specification establishes a test regimen to determine compliance of DisplayPort devices - segmented into:

- Source
- Receiver
- Copper Cable
- Hybrid devices
- Tethered devices

- Test Point Definitions
 - TP1: at the pins of the transmitter device.
 - TP2: at the test interface on a test access fixture
 - TP3: at the test interface on a test access
 - TP3_EQ: TP3 with equalizer applied.
 - TP4: at the pins of a receiving device





DisplayPort CTS1.2b

Source Test Suite

- 1.EYE Diagram
- 2.Non Pre-Emphasis Level Verification
- 3. Pre-Emphasis Level Verification and Maximum Differential
- Pk-Pk Output Voltage
- 4.Inter-pair Skew
- 5.Intra-Pair Skew
- 6. Differential Transition Time
- 7. Single Ended Rise and Fall Time Mismatch
- 8. Overshoot and Undershoot Test
- 9.Frequency Accuracy
- 10.AC Common Mode Noise
- 11.Non ISI Jitter Measurement
- 12. Total Jitter and Random Jitter Measurement
- 13.Unit Interval
- 14. Main Link Frequency Compliance Stability
- 15.1Spread Spectrum Modulation Frequency
- 16.Spread Spectrum Deviation
- 17.dF/dt Spread Spectrum Deviation HF Variation
- 18.Dual-mode TMDS Clock (NOW supported)
- 19.Dual-mode EYE Diagram Testing (NOW supported)
- 20.AUX lane Eye Diagram(NOW supported)
- 21.Aux lane Rx sensitivity(NOW supported)


DUT Configuration

- 1. Bit Rates: RBR, HBR or HBR2
- 2. Patterns: D10.2,PRBS7, COMP,
- PLTPAT,PCTPAT
- 3. FFE (Pre-Emphasis): 0dB, 3.5dB,
- 6dB, 9.5dB
- 4. Output Levels: 400mV, 600mV,
- 800mV, 1200mV
- 5. SSC (Spread Spectrum): On/Off
- 6. Post-Curser2: Level 0,1,2,3
- 7. Lane Width, 1,2,4



Eye Diagram Test using Eye Compliance Pattern


An Eye diagram test for 800mV, 0dB pre-emphasis at TP2,TP3, TP3-EQ.





DisplayPort 1.2 CTLE Properties

1.2 CTS requires adaptive application of one of three reference equalizers to the far end signal, to find a passing condition.





Key Elements of DisplayPort 1.2 Transition: Eye Diagram/Mask

Min Diff Voltage Amplitude @BER = 647.39mVM

- 1.2 CTS Requires Adaptive Eye Diagram
 - Find the highest vertical eye point between .375 -- .625 UI at 10E-9BER
 - Analytical tools which examine the vertical noise components project the Rn components to 10E9 BER. These tools have been proven in the field in SATA where they have been deployed for over two years.


Table 3-19: DisplayPort Main Link Transmitter (Main TX) TP3 EQ Parameters

TX TP3 EQ (Compliance Cable Model with HBR2 Reference Receiver Equalization - Normative) Symbol Parameter Nom Max Units Comments JE EyeDiagram & Bathtub after CIC Maximum TX Total Jitter 0.62 For HBR2. Measured at 1E-9 BER using the HBR2 Maximum TX 0.49 TTX-DJ 86106 HBR2 ompliance EYE patter Deterministic Jitter Maximum TX Total Jitter 0.40 UI TTX-TJ D10.2 HBR2 400mV Maximum TX For HBR2. Measured at 1E 9 0.25 TTX-DJ_D10.2_HBR2 BER using the D10.2 Deterministic Jitter 200m mpliance pattern. Maximum TX Random 0.23 T_{TX-RJ_D10.2_HBR2} For HBR2. Measured at 1E-9 TX Differential Peak-to-110 T_{TX-DIFFp-p_HBR2} BER using the HBR2 Peak EYE Voltage Compliance EYE pattern. For HBR2. Uses 0.5 CDF of the jitter distribution as the OUI TX Differential Peak-toreference point. TX T_{TX-DIFFp} Peak EYE Voltage 0.375 0.625 Differential Peak-to-Peak EYE p RANGE HBR2 Measurement Range Voltage requirement can be met anywhere within this UI UI=166.667ps Tj@1e-12 BER =59.571ps/0.36U range. Ti@1e-6 BER =46.176ps/0.28UL 1e-6 BER DPOJET =13ps/0.08UI Min Voltage at High Level @BER=323.17mVMir Max Voltage at Low Level @BER=-324.22mVMa




Key Elements of DisplayPort 1.2 Transition: dFdT

While dFdT measurements have a unique origin emerging from the SATA and SAS specifications where the history of examining SATA dFdT has led this to become a highly recommend analysis. The dFdT contributing components will rarely appear in the normal Jitter budget due to their low frequency nature.



DisplayPort Auxiliary Channel Controller (DP-AUX)

Why use Aux channel controller in physical layer testing?



- Speeds Up Test Time No User Interaction is Required to Change Source Output Signal or Validate Sink Silicon State or Error Count
- No Need to Learn Vendor-specific Software A Single GUI Supports All Vendors
- •View & Log Decoded AUX Traffic and Hot Plug Detect (HPD) Events from the Device under Test to the DP-AUX DisplayPort AUX Controller
- Ability to Read and Write DPCD Registers Supports Debug Activities
- ■Tektronix DP-AUX can serves as a DP1.2 Sink Enables source to transmit the required patterns for testing.



Automation: DisplayPort testing is a large task!

Combination Parameters For DP1.2 Testing Combination of Tests

Data Rate - 3

Differential Tests

Lanes - 4

2. Single Ended Tests

Pre-Emphasis - 4 Levels

Voltage Swing - 4 Levels

Post Cursor2 - 4 Levels

SSC - 2 Levels(SSC On and Off)

Patterns - 5 Supported Patterns

	Waveforms		
Test	(SSC, 4 Lanes Possible Combinations)		
Eye Diagram Test	80		
Pre-Emphasis Test	240		
Non-Pre-Emphasis	32		
Total Jitter	80		

~432 Acquired signals for DP1.2 Normative Measurements per lane. X4 lanes results in <u>1728 Automated</u> Acquisitions per DUT.



TekExpress DisplayPort 1.2 Automation

 Comprehensive Display Port Version 1.2 Physical Layer Conformance and Compliance Verification Tool


 All Core DP1.2 measurements Keithley RF Switch and DP-AUX fully automated solution. - Selected measurements can be applied across all test permutations. recorded waveform files 0 (SSC,CTLE's, swing, rates, pre-emphasis, etc.) translates to 1728 DP12 will provide full user intervention free, automated measurements. testing. This is the killer value proposition of the proposition of th **Device Profile** - Factory Automation API for full product control in silicon automation systems. - Complimentary Fixtures and Compliance Interconnect Change HW defined by VESA make this package a full customer solution with a compromises are solution with a compromise compromise solution with a comp √ 0 (400mV)
√ 2 (800mV) ✓ Level 0 ✓ Level 2 √ 1 (600mV)
√ 3 (1200mV) ✓ Level 1 ✓ Level 3 Signal Validation Options Selected Test Lanes Setup



DisplayPort 1.2

DP1.2

- Measurement selection is now provided as a function of the user specified test target capabilities.
- If Post Curser 2
 capabilities are not
 present in the DUT, the
 measurement list will not
 show them.
- Configuration schematics and online help available for all measurements








DisplayPort 1.2 Acquisitions

DP1.2

- Various signal interconnect methods are supported.
- Direct TCA (SMA input) on user selected channels.
- Differential Probe
 (P7313SMA) inputs for true
 4 channel concurrent
 interconnect. (No single
 ended measurements)
- 24:4 Keithley RF Switch allows fully automated control of all 8 single ended inputs for hands free comprehensive testing.

Test Patterns


 Automatic verification of test patterns (which can be disabled) ensures the correct patterns are used for the correct test under manual operation.





Keithley RF Switch Integration and Automation

DisplayPort transmitter has both Differential tests and Single ended tests and with the integration of RF switch we have complete automated solution without any user intervention for switching between lanes with both single ended and differential tests in sequential automated passes.






DisplayPort 1.2 User Preferences

DP1.2

- User defined test margin controls and auto highlighting of measurements within a user specified tolerance of either the standard spec limits or user defined custom limits.
- Email controls allow notification of test conditions directly to users.





DisplayPort 1.2 Reporting

DP1.2


- Custom html reports which include user specified degrees of detail.
- Reports and Session raw data are stored together allowing recalling a previous run and rerunning the test (with different measurement configurations or limits) and re-generating a new report, without the actual DUT present.





Conventional Display Port Fixtures + CIC

 Partnership with Wilder Technologies to design and channel high performance DP fixtures



 Wilder TF-DP-TPA-PRC fixtures and BSA12500ISI available directly from Tektronix






DP++ fixtures




TF-DPI-TPA-PA



TF-DPI-TPA-PRRCA



TF-MDPI-TPA-PA



TF-MDPI-TPA-PRRCA




Channel Bandwidth: 16 GHz Recommended

Mated miniDPconnector analysis

- The mated channel performance is 3dB down at 5 GHz and 6dB down at 12.7 GHz.
- Nominal back end instrument performance in the ~16GHz region is recommended and will capture all relevant signal harmonics for accurate characterization.
- The DP1.2 CTS calls out a 12.5GHz minimum.










DisplayPort 1.2 Sink (Rx) Test Overview

Receiver testing is performed with a Tektronix BSA125C BertScope and Wilder HBR2 ISI Channel. BER observation times range from 37 seconds 10.5 minutes depending on the data rate and jitter frequency being tested. e version 1.2 CTS outlines 17 Tx validation tests which are typically evaluated with a 12.5GHz or higher bandwidth oscilloscope.



				Approximate	SJ _{fixed} @
f(SJ)	TJ(JTHBR2rx)	ISI	RJ(RMS)	SJ _{SWEEP}	200MHz
[MHz]	[mUI]	[mUI]	[mUI]	[mUI]	[mUI]
2	1026	220	16.7	505	100
10	636	220	16.7	116	100
20	624	220	16.7	104	100
100	620	220	16.7	100	100



DisplayPort 1.2 Sink (Rx) Test Observation Time

Four Principal Test Frequencies at 2, 10, 20 and 100 MHz SJ

Table 4-1: Test Parameters for BER Measurement


Data Rate	Jitter Frequency	Number of Bits	Max Num of Bit Errors Allowable	Observation Time ¹ (seconds)	Data Rate Offset
HBR2				HBR2 =185s	
HBR	2 MHz	1012	1000	HBR=370s	0
RBR				RBR=620s	
HBR2				HBR2=19s	+350ppm
HBR	10 MHz	1011	100	HBR=37s	+350ppm
RBR				RBR=62s	+350ppm
HBR2				HBR2=19s	
HBR	20 MHz	1011	100	HBR=37s	0
RBR				RBR=62s	
HBR2	100 MHz	1011	100	HBR2=19s	0
HBR	100 MH2	10		HBR=37s	

To evaluate multiply number of bits by the unit interval in ps. (i.e. for HBR: 10^{11} bits at HBR = $370 \text{ps/UI} * 10^{11} \text{ UI} = 37 \text{ seconds}$

BertScope Receiver Test Solution

Typical Configuration


- BertScope BSA85C
 - Option STR
- •DPP125A (no 4T needed)
- BSA12500ISI
- DP-AUX
- TF-DP-CIC-C1
 - Wilder DP 1.2 ISI Board





Two Tone SJ, with Stationary HFSJ Parked at 200 MHz.


New HFSJ source for fixed 200 MHz SJ as required by DP1.2.






DisplayPort 1.2 Crosstalk (BUJ) Configuration

Generator page showing Patterns and capability of generation large amount Crosstalk with differential sub-rate Clock Outputs.






DisplayPort 1.2 -High end BeRTScope configuration







DisplayPort 1.2 -High end BeRTScope configuration

BSAITS125 generates multiple, fixed selections for ISI...






Use BERTScope DPPB or DPPC to generate low pass filter to fine tune ISI



On BSAITS GUI, you can simply dial in the amount of ISI needed...and DPP and BSAITS will adjust to generate requested ISI...




- Can automate calibration when using BSAITS with DPP
- Can precisely tune ISI at all data rates
- Can generate additional ISI to test margin of DUT

Tektronix[®]

DisplayPort 1.2 -High end BeRTScope configuration

RBR ISI created using BSAITS and DPP125B






DisplayPort 1.2b Sink automation SW

- DP 1.2b PHY CTS
- Vendor Methods of Implementation MOIs
- Tek_DP_PHY12bCTS_Source_MOI_D2 01-14-2013
- Tek_DP_PHY12bCTS_BERTScope_SINK_MOI_D2_01-14-13

Automation Needed!!




DPCD Automation Support





DPCD Automation Support






Embedded Display Port-eDP

Option EDP is designed to provide component and system designers with a comprehensive verification and debug solution the latest Embedded DisplayPort Specification 1.4.


Using the familiar DPOJET look and feel the user can select the setup based on their specific measurements requirements. In addition, as the 1.4 specification allows the data rate to be anywhere within a range of speeds from RBR to HBR2 rates opt EDP will provide the dynamic mask generation required to ensure proper testing







Embedded Display Port-eDP Typical connection



Embedded Display Port-eDP

eDP source measurements: Test 3.1 - Eye

Diagram Test Test 3.2 - Inter Pair Skew test

Test 3.3 - Non-ISI Jitter Measurements Test 3.4 -

Total Jitter


Test 3.5 - Deterministic jitter Test 3.6 - Random Jitter

Test 3.7 - Main Link Frequency Stability

Test 3.8 - Spread Spectrum Modulation

Frequency Test 3.9 - Spread Spectrum

Modulation Deviation






Embedded Display Port-eDP

Oscilloscope Requirements

- Option EDP requires a DPO/DSA/MSO 70K scope running firmware version
- •6.4.0 or higher and DPOJet version 6.0 or higher.
- •For customers testing RBR (1.62 Gb/sec) and HBR (2.7 Gb/sec) a minimum bandwidth of 8Ghz is required.
- •For customers testing HBR2 (5.4 Gb/sec) a minimum 12.5GHz BW is required.

Probing

- •For customers testing RBR (1.62 Gb/sec) or HBR (2.7 Gb/sec) Qty 4 P7380 or P7380SMA are required if testing more then two lanes at one time.
- •For customers testing HBR2 (5.4 Gb/sec) and HBR (2.7 Gb/sec) and RBR
- •(1.62 Gb/sec) Qty 4 P7313 or P7313MA are required if testing more then two lanes at one time.
- •An optional eDP fixture is available on the Tektronix PAL:TF-EDP-TPA-PRC





Complete Tektronix DisplayPort Instrument Portfolio

Receiver/Sink Tests (Characterization) Receiver Silicon characterization and compliance testing capability to 26Gbps	BSA125C with JMAP and SSC and HW Options DPP 125A and CR125A provide support for future bit-rates (12-26G) with a unique portfolio of Scope and Bert combined features.	
DP Channel Tests Source and Sink electrical channel performance, Crosstalk, Impedance and return loss. High Dynamic Range instrument	DSA8300 80E10 TDR Sampling Module for DSA8200 Sampling Scope S-Parameter Analysis Software 80SICON Software	
Cable Tests Cable crosstalk, skew and frequency domain measurements, sdd21, sdd11.	DSA8300 4X 80E08 TDR Sampling Module for DSA8300 Sampling Scope	
Transmitter/Source Tests Signal timing stability and SSC analysis, Transmitter AC parametric, Jitter, Amplitude.	DSA71254C DPOJET Jitter Analysis software SMA Adapters TCA-SMA 2 per scope Differential SMA Probe P7313SMA (optional) + DP-AUX controller + DP12 (Sw Option)+Option eDP	Manage (M.) and have been subject to the subject to



Tektronix Displayport Solution Equipment Configuration

- 1# DPO/DSA/MSO70000 C/D/DX series Real time Oscilloscope with BW >/= 12.5GHz
- Option DPTX12 SW or Opt eDP essesntials or TEK-GRL-DP-SINKSW
- 4# P7313SMA probes OR Direct SMA or Using RF Switch
- Display port Fixtures Based on specific customer needs for normal/mini/DP++/eDP
- BertScope BSA85C with Opt STR
- DPP125A (no 4T needed)
- BSA12500ISI
- DP-AUX

