# Compliance and Validation of SuperSpeed USB/PCIe Gen 3





### Agenda

- SuperSpeed USB
  - Technology Timeline
  - Transmitter
  - Receiver
  - Cable
  - Protocol
- PCI Express Electrical Testing
  - PCI Express Requirements
  - Solutions



### Why SuperSpeed USB?

- USB 2.0 is adequate for many products...
- Emerging applications will benefit from higher performance.
- Something faster is needed for large digital multi-media files



User wait time requirement is 1 <sup>1</sup> / <sub>2</sub> minutes to synchroniz						
	Song /Pic	256 Flash	USB Flash	SD-Movie	USB Flash	HD-Movie
	4 MB	256 MB	1 GB	6 GB	16 GB	25 GB
USB 1.0	5.3 sec	5.7 min	22 min		5.9 hr	
USB 2.0	0.1 sec	8.5 sec	33 sec	3.3 min		
USB 3.0	0.01 sec	0.8 sec	3.3 sec	20 sec	53.3 sec	70 sec

Source: USB-IF



### USB 3.0 Technology Timeline & Tektronix Involvement



- Chapter 5 Cable
- Chapter 6 Transmitter, Receiver, Channel
- Chapter 7 Protocol (Partner Solution)





### **Differences from High-Speed Electricals**

- High-Speed
  - 480MT/s
  - No-SSC
  - 2 wires for signaling
    - Tx and Rx use the same wire
    - 1 bi-directional link
  - DC coupled bus
  - NRZ encoding



- SuperSpeed
  - 5.0GT/s (10X speed increase)
  - SSC is required
  - 4 wires for signaling
    - 2 for Tx and 2 for Rx
    - Each Uni-directional
  - AC Coupled bus
  - Scrambled 8b/10b



- Backwards Compatibility
  - SuperSpeed incorporates both USB
    2.0 and USB 3.0 in the same cable
- 5 | designinsight|seminar



### **USB 3.0 Key Considerations**

- Receiver testing now required
  - Jitter tolerance
  - SSC, Asynchronous Ref Clocks can lead to interoperability issues
- Channel considerations
  - Need to consider transmission line effects
  - Software channel emulation for early designs
- New Challenges
  - 12" Long Host Channels
  - Closed Eye at Rx
  - Equalization
    - De-emphasis at Tx
    - Continuous Time Linear Equalizer (CTLE) at Rx
- Test strategy
  - Cost-effective tools
  - Flexible solutions

6 Physical Layer



Source: USB 3.0 Rev 1.0 Specification



### **USB Channel Modeling**

- Understand transmitter margin given worst case channels
- Model channel and cable combinations
   beyond compliance requirements
- Easily create interconnect models with SDLA software to analyze channel effects



Figure 6-14. Tx Normative Setup with Reference Channel





### **Custom Equalization Analysis**

- Equalizer models
  - Pole, Zero, and Frequencies for Continuous Time Linear Equalizer (CTLE)
  - Feed-Forward (FFE) and Decision-Feedback (DFE) Equalizers



8 | designinsight|seminar

Tektronix<sup>•</sup>

## Transmitter Compliance Testing (Normative Testing)

Channel Embedding

- Measurements at TP1
- HW Channel Probed at TP1
  - CTLE applied in SW
- SW Channel Probed at TP2
  - CTLE combined with Channel

### 6.7.2 Transmitter Eye

The eye mask is measured using the compliance data pattern CD1 described in Section 6.4.4. Eye Height is measured from  $10^6$  UI. Jitter is extrapolated from  $10^6$  UI to  $10^{-12}$ .

#### Table 6-12. Normative Transmitter Eye Mask

Signal Characteristic	Minimal	Nominal	Maximum	Units	Note
Eye Height	100		1200	m∨	2
Dj			93	ps	1,2,3
Rj			60	ps	1,2,3
Tj			132	ps	1,2,3

Notes:

Measured over 10<sup>6</sup> UI and extrapolated to 10<sup>-12</sup> BER

2. Measured after receiver equalization function

3. Measured at end of reference channel and cables at TP1 figure 6-14

![](_page_8_Figure_15.jpeg)

### Figure 6-4. Channel Models without Cable (Top) and with Cable (Bottom)

![](_page_8_Figure_17.jpeg)

![](_page_8_Picture_18.jpeg)

![](_page_8_Picture_19.jpeg)

# Complete USB 3.0 Transmitter Solution

DPO/DSA70000B Series Oscilloscopes

- Tektronix Super Speed USB Fixtures
- 12.5 GHz Real-Time Scope
  - 5<sup>th</sup> Harmonic Performance
  - 50GS/s Sample Rate
  - P7313SMA Differential Probe (Optional)
- Analysis software for validation and debug
  - Serial Data Link Analysis SW (Optional)
  - DPOJET with option USB3
- Automation software for characterization and compliance
  - TekExpress with option USB-TX

TF-USB3-AB-KIT

![](_page_9_Picture_13.jpeg)

![](_page_9_Picture_14.jpeg)

![](_page_9_Picture_15.jpeg)

![](_page_9_Picture_16.jpeg)

![](_page_9_Picture_17.jpeg)

Opt. USB3

### Normative Receiver Tolerance Test

- SSC Clocking is enabled
- BER Test is performed at 10<sup>-10</sup>
- De-Emphasis Level is set to -3dB
- Voltage Level is set to 0.75V
- Each SJ term in the table below is tested one at a time after the device is in loopback mode

Frequency	SJ	RJ
500kHz	400ps	2.42ps
1MHz	200ps	2.42ps
2MHz	100ps	2.42ps
4.9MHz	40ps	2.42ps
50MHz	40ps	2.42ps

![](_page_10_Picture_8.jpeg)

### Normative Receiver Testing

- Receiver processes the BERT Ordered Sets using 'built-in BERT' feature
- Impairment at TP1
- HW Channel Attached at TP1
- SW Channel Attached at TP2

#### 6.7.4.1 Loopback BERT

During loopback the receiver processes the BERT ordered sets BRST, BDAT, and BERC. These ordered sets are given in Table 6-14 through Table 6-17. BRST and BDAT are looped back as received. BERC ordered sets are not looped back but are replaced with BCNT ordered sets. Anytime a BRST is received the error count register EC is set to 0 and the scrambling LFSR is set to 0FFFF h. Any number of consecutive BRST ordered sets may be received.

BRST followed by BDAT starts the bit error rate test. BDAT sequence is the output of the scrambler and is equivalent to the logical idle sequence. It consists of scrambled 0 as described in Appendix B. As listed in Appendix B, the first 16 characters of the sequence are reprinted here:

FF 17 C0 14 B2 E7 02 82 72 6E 28 A6 BE 6D BF	8D
--	----

![](_page_11_Figure_10.jpeg)

Source: USB 3.0 Specification Figure 6-18. Rx Tolerance Setup

![](_page_11_Picture_12.jpeg)

### Receiver Testing MOI (with SW Channel Emulation) If DUT supports 'Loopback BERT'

![](_page_12_Figure_1.jpeg)

![](_page_12_Picture_3.jpeg)

# Tx and Rx MOI (with SW Channel Emulation)

If DUT does not support 'Loopback BERT'

![](_page_13_Figure_2.jpeg)

![](_page_13_Picture_4.jpeg)

# Receiver Test MOI (with SW Channel Emulation)

If DUT does not support 'Loopback BERT'

![](_page_14_Figure_2.jpeg)

![](_page_14_Picture_4.jpeg)

# Key Advantages of the AWG for USB Receiver Testing

AWG7000 Arbitrary Waveform Generators with SerialXpress®

- Flexibility to support all signal impairments required for jitter tolerance testing
- Model real-world complexities of SSC profiles to avoid system interoperability issues
- No tradeoffs between any signal impairments -No limitations in generating SSC and SJ at the same time
- Multiple SJ tones can be generated at one time
- Flexible ISI generation enables customers to test ISI models that exceed the test specification
  - No need to wait for USB hardware compliance channels
- Minimize time needed for re-cabling
- Improved repeatability and portability of Receiver test configurations with setup files

![](_page_15_Picture_10.jpeg)

![](_page_15_Figure_11.jpeg)

![](_page_15_Picture_13.jpeg)

## Cable Testing

DSA8200 Sampling Oscilloscope with IConnect®

- Test Fixtures
  - A Receptacle
  - B Receptacle
  - USB2/USB3 Connectors Available for Crosstalk measurements
- Using Sampling Oscilloscope & S-Parameter SW
- Measurements:
  - Impedance
  - Intra-Pair Skew
  - Differential Insertion Loss
  - Differential Return Loss
  - Differential Near-End Crosstalk
  - Differential Crosstalk between USB3.0 and USB2.0 Pairs
  - Differential to CM Conversion

![](_page_16_Figure_15.jpeg)

![](_page_16_Figure_16.jpeg)

![](_page_16_Picture_17.jpeg)

![](_page_16_Picture_19.jpeg)

### **Tektronix Partner Solution** Ellisys EX280 Explorer- USB 3.0 Analyzer/Exerciser

- **Analyzer Applications** 
  - USB host & device monitoring
  - Performance analysis
  - Debug of drivers & software stacks
  - Link state analysis
  - Protocol errors checks
- **Generator Applications** 
  - USB host & device emulation
  - Testing error recovery mechanisms

Device Under Test

- Performance stress testing
- Compliance verification
- Link state analysis

![](_page_17_Picture_13.jpeg)

![](_page_17_Picture_14.jpeg)

![](_page_17_Picture_15.jpeg)

Host Under

**Typical Protocol Analyzer Setup** 

www.ellisys.com

Tektronix

### **Tektronix USB Solution**

**Complete solution:** from PHY layer to Protocol for USB 2.0, 3.0

**Cost Effective:** Automation with a single box solution

**Connectivity:** Measure closest to Tx output for true performance of USB 3.0 device/host

Flexibility: Compliance, debug, characterization with software channel emulation

### **USB** leadership:

- Tektronix 1st to market for USB 2.0 1.
- Tektronix is active in USB-IF Compliance Group and USB 3.0 PIL 2. and contributes to USB 3.0 specification (only T&M Technical Contributor in the USB 3.0 specification)

![](_page_18_Picture_8.jpeg)

designinsight|seminar 19

### **DSA70000B**

![](_page_18_Picture_11.jpeg)

### AWG7122B

![](_page_18_Picture_13.jpeg)

![](_page_18_Picture_14.jpeg)

![](_page_18_Picture_15.jpeg)

### **Tektronix in PCI Express**

PCI Express

![](_page_19_Picture_2.jpeg)

Tektronix

- Tektronix is market leader in scopes for PCIe validation, debug, and signal quality compliance testing
- 1<sup>st</sup> to market with Rev1.0, Rev2.0, Rev3.0 Scope Performance!
- Member of PCI-SIG EWG (Electrical Working Group) and SEG (Serial Enabling Group)
- Primary vendor PCIe 2.0 'Gold' System Testing at PCI-SIG workshops.
- PCI Express 3.0 Timeline

![](_page_19_Figure_8.jpeg)

### **PCI Express Test Methodologies**

- Rev 1.1 Testing (2.5GT/s)
  - Eye height of transition/non-transition bits
  - Common mode measurements
  - 1<sup>st</sup> Order PLL for Clean Clock
  - 3500:250 Scanning for Systems (3<sup>rd</sup> Order Filter Function)
  - Median-Max Jitter
  - 40-320Bit Compliance Pattern
- Rev 2.0 Testing (5GT/s)
  - Measurement Channel De-convolution
  - DeEmphasis removal
  - 2<sup>nd</sup> Order PLL, Dual-Dirac Jitter @ 10<sup>-12</sup> BER
  - Signal Quality Eye and Jitter Testing
    - 1 Million UI Capture (10Million Samples)
    - Dual-Dirac Jitter @ 10<sup>-12</sup> BER
  - Loop BW Test for Add-In Cards
  - Dual-Port Test for Systems
- Rev 3.0 Testing (8GT/s) Rev 0.7 Base Spec under review
  - 128B/130B Encoding
  - Testing through Replica Channel
  - De-Embed to Tx Pins
  - Amplitude measured at low frequency
  - New Uncorrelated Jitter Terms
  - 4290 (PRBS-23) UI Repeating Compliance Pattern
  - CEM Spec. not defined yet

### **DSA70000B**

![](_page_20_Picture_26.jpeg)

Serial Bus Data Rate	Fundamental Frequency	3 <sup>rd</sup> Harmonic	5 <sup>th</sup> Harmonic
2.5 Gb/s (PCI Express 1.1)	1.25GHz	3.75GHz	6.25GHz
3.0 Gb/s (SATA Gen 2)	1.5GHz	4.5GHz	7.5GHz
5.0 Gb/s (PCI-Express 2.0)	2.5GHz	7.5GHz	12.5GHz
6.0 Gb/s (SATA Gen 3)	3.0GHz	9.0GHz	15 GHz
8.0 Gb/s (PCI Express 3.0)	4.0GHz	12GHz	20 GHz

![](_page_20_Picture_29.jpeg)

### **PCI-SIG Compliance Tools**

- PCI Express Compliance Library
- Signal Quality Testing DSA70000
  - Add-In Cards\*
  - System\*
- SigTest & RefClk SW
- PLL LBW Testing
  - RSA6000/AFG3000\*
  - AWG7000/DPOJET
- Serial Enabling Group
- Plugfests
  - IL Certification Available

![](_page_21_Picture_12.jpeg)

\*Tektronix Procedures Available at:

http://www.pcisig.com/specifications/pciexpress/compliance/compliance\_library

![](_page_21_Picture_16.jpeg)

# **PCI Express Transmitter Validation & Debug**

DPO/DSA70000B Series Oscilloscopes

- Fixtures Available from PCI-SIG
- 20 GHz Real-Time Scope
  - 5<sup>th</sup> Harmonic Performance
  - 50GS/s Sample Rate
- Analysis software for validation and debug
  - Serial Data Link Analysis SW (Optional)
  - DPOJET with option PCE
- New features added in Latest Release
  - Dual Port System Testing
  - Test Point Browser Button
  - RefClk phase Jitter testing
  - MXM CEM support
  - Preliminary' PCIe3
- PCI Express 3.0 Under Development

![](_page_22_Figure_16.jpeg)

![](_page_22_Figure_17.jpeg)

![](_page_22_Picture_19.jpeg)

# PCI Express DPOJET and PCI-SIG SigTest Comparison

Function	DPOJET (PCE)	PCI-SIG SigTest & RefClk Tools
Measurements Integrated In Scope Menu/Display	Yes	No
Flexible Integrated Analysis Tools for Validation & Debug	Yes	No
Setup Wizard	Setup Library	No
Single Acquisition & Free Run with Statistical Analysis for Characterization	Yes	Single Acquisition Only
Number of Unique Test Points (Base Tx/Rx, CEM, Cable, ExpressModule, ExpressCard, Rev1.1, Rev2.0, MXM, PCIe3 Preliminary)	18	Rev1.1/2.0 CEM Only
Base Spec. Measurements Supported	20+	0
Documented MOI with measurement algorithms	Yes	No
Test Point Selection through GUI	Yes	Yes
CEM*** Spec. Support	Yes	Yes
Support for PCIe 1.0a, 1.1, 2.0	Yes	Yes
Preliminary Support for Rev3.0	Yes	No
Reference clock tests	Yes	Yes*
Automatic Scope Setup	Yes	No
Clock Recovery/Jitter Filtering for Rev1.1, 2.0, 3.0	Yes**	Yes
HTML Report With Screenshots and Pass/Fail Results	Yes	Yes
Selectable Number of Tests Performed	Yes	No

\*PCI-SIG RefClk Jitter Tool (separate SW than SigTest)

\*\*Rev 2.0 Brick Wall Emulated through 5<sup>th</sup> Order Filter (2<sup>nd</sup> Order PLL + 3<sup>rd</sup> Order LP Filter)

\*\*\*CEM (Card Electro-Mechanical)

![](_page_23_Picture_6.jpeg)

### **PCIe3 Transmitter Specifications**

Total pattern length 4290 UI

 Repeated sequence allows DDJ separation

Table 4-29: 8.0 GT/s Tx Voltage and Jitter Parameters

Symbol	Parameter	Value	<u>Units</u>	Notes
V <sub>TX-FS-NO-EQ</sub>	Full swing Tx voltage with no TxLE	<u>1200 (max)</u> 800 (min)	<u>mVPP</u>	Note 1
V_ <u>tx-rs-no-eq</u>	Reduced swing Tx voltage with no TxLE	<u>1200 (max)</u> 400 (min)	<u>mVPP</u>	Note 1
V <u>tx-eieos-fs</u>	Min swing during EIEOS for full swing	<u>125 (min)</u>	<u>mV</u>	Note 2
V <u>tx-eieos-rs</u>	Min swing during EIEOS for reduced swing	<u>105 (min)</u>	<u>m∨</u>	Note 2
T <sub>TX-UTJ</sub>	Tx uncorrelated total jitter	<u>31.25 (max)</u>	ps @ 10 <sup>-12</sup>	Note 3
T <sub>TX-UDJ-DD</sub>	Tx uncorrelated deterministic jitter	<u>12 (max)</u>	<u>ps PP</u>	Note 3
T <sub>TX-UPWJ-TJ</sub>	Total uncorrelated PWJ	<u>24 (max)</u>	<u>ps PP</u>	Note 3
T <sub>TX-UPWJ-DJDD</sub>	Deterministic DjDD uncorrelated PWJ	<u>10 (max)</u>	<u>ps PP</u>	Note 3
T <sub>tx-ddj</sub>	Data dependent jitter	<u>15 (max)</u>	<u>ps PP</u>	Measured with optimized preset value after de-embedding to Tx pin.
ps21 <sub>TX</sub>	Pseudo package loss	<u>TBD</u>	<u>dB</u>	PP ratio of 64 ones/64 zeroes pattern vs. 0101 pattern. No Tx equalization.

#### Notes:

- 1. Voltage measurements for V<sub>TX-FS-NO-EQ</sub> and V<sub>TX-RS-NO-EQ</sub> are made using the 64 zeroes/64 ones pattern in the compliance pattern
- 2. Voltage limits comprehend both full swing and reduced swing modes. The Tx must reject any changes that would violate this spec. The maximum level is covered in the V<sub>TX-NO-EQ</sub> measurement which represents the maximum peak voltage the Tx can drive. The V<sub>TX-EIEOS-FS</sub> and V<sub>TX-EIEOS-FS</sub> voltage limits are imposed to guarantee the EIEOS threshold of 175 mVPP at the Rx pin. This parameter is measured using the actual EIEOS pattern that is part of the compliance pattern and then removing the ISI contribution of the breakout channel. The transmitter must advertise a value for LF during TS1 at 8GT/s that ensures that these parameters are met.
- 3. PWJ parameters shall be measured after DDJ separation.

### 25 | designinsight|seminar

# Requires De-Embed of Breakout Channel

![](_page_24_Figure_11.jpeg)

Low jitter clock source	-	Breakout Channel	
	DUT O TP2	Replica Channel	TP3

Figure 4-64: Tx Test Board Example

#### 4.4.1.1.1. Breakout and Replica channels

In order to specify a transmitter with a uniform set of Tx parameters it is necessary to establish a one-to-one correspondence between what is measurable at TP1 and the corresponding Tx voltage or jitter parameter at the pin. This may be achieved by means of a breakout channel and a replica channel. The replica channel reproduces the breakout channel as closely as possible, matching its length, layer transitions, etc, making it possible to de-embed Tx measurements to the pin of the DUT. While the specification does not define precise electrical characteristics for the replica and breakout channels, it is advisable to adhere to the following guidelines:

- Breakout channels should be as short as feasible, less than 6 inches if possible. The longer
  the channel the more HF information will be lost.
- Breakout channels should be the same length and routed on as few layers as possible, thereby reducing the number of replica channels that need to be built and measured.
- Each routing layer on a testboard should have a separate breakout channel where the via
   and pad structures of the breakout and replica channels on respective layers match as closely
   as possible

PWJ

![](_page_24_Figure_20.jpeg)

![](_page_24_Picture_21.jpeg)

### Resources

### **USB**

- **Specifications** 
  - http://www.usb.org/developers/docs/
- **Tektronix USB Solutions** 
  - www.tektronix.com/usb
- **Ellisys Protocol Analysis** •
  - www.ellisys.com

### **PCI Express**

- **Specifications** 
  - http://www.pcisig.com/specifications/pciexpress/
- **Tektronix PCI Express Solutions** ٠
  - www.tektronix.com/pci\_express

### USB > Serial Data > Applications : Tektronix - Microsoft Internet Explorer

File Edit View Favorites Tools Help

This tutorial will be helpful to all design engineers that are working with high-speed

serial designs such as SATA, PCI-Express,

FB-DIMM, and HDMI. This presentation will take you through connectivity and receiver

testing as well as the signal-analysis

requirements for your high speed serial

USB

WEBINARS

designs.

View All

🔇 Back 🔻 🕗 👻 😰 🏠 🔎 Search 🤺 Favorites 🤣 🍰 🖷 👻 🛄 🖏 Address 🕘 http://www.tek.com/Measurement/applications/serial\_data/usb.html

#### USB (Universal Serial Bus) enables peripheral devices such as portable disk drives, printers, and digital cameras to easily connect to a PC. Wireless USB adds the capability to seamlessly connect these devices without cabling. The theoretical maximum data rate of USB 2.0 and wireless USB is 480 Mb/s and USB 3.0 will operate at 5 Gb/s. APPLICATION NOTES Testing of High Speed Serial Designs

USB Technology Fact Sheet This fact sheet describes the key elements of USB and the Tektronix solution.

#### Understanding and Performing USB 2.0 Testing

This application note focuses on understanding and performing USB 2.0 physical layer measurements and electrical compliance testing (electrical and high speed tests) and will include a discussion of the instruments required for each test.

#### The Basics of Serial Data Compliance and Validation Measurements

This primer is designed to help you understand the common aspects of serial data transmission and to explain the analog and digital measurement requirements that apply to these emerging serial technologies View All

![](_page_25_Picture_23.jpeg)

🚔 Print 🛛 🔤 Email

![](_page_25_Picture_24.jpeg)

Serial Data Applications

![](_page_25_Picture_26.jpeg)

![](_page_25_Picture_27.jpeg)