

Exploring Power Supply Voltage Sensitivity in an IC with a BERTScope® Bit Error Rate Tester

Application Note

Introduction

Semiconductor ICs have a specific supply voltage range over which they are guaranteed to operate. While system designers seldom intentionally allow an IC to run outside this range, situations can easily arise where this happens. Often the chip's failure mechanism is unexpected, and not necessarily graceful. In the following example, the prototype chip had its supply voltage deliberately lowered until it started to fail. In this case, the chip was being operated in an Interconnect Built-In Self Test (IBIST) pattern generation mode.

These measurements were taken with a BERTScope BSA175C Series directly from the output of an IC with de-emphasis switched on, giving the characteristic eye shape seen in these measurements. After the appropriate amount of travel through a dispersive medium such as a circuit board, the signal would look like a normal NRZ eye.

As the supply voltage dropped, the first area to fail was internal logic of the pattern generator. This is significant because the high speed interface circuitry in the chip was not affected. The net result is that the chip carried on producing a great looking eye diagram that would fool many kinds of test equipment, but the data being sent was full of errors. Neither eye diagrams nor mask tests alone will pick this up. BER Contours and error-based jitter measurements provided by the BERTScope show the evidence of failure was immediately obvious. This is shown in Figure 1. Note that the eye diagrams look identical.







	1.5V	1.35V
Eye		
BER		
BER Contour		BER Contour Will Not Run
Jitter Peak		Jitter Peak Will Not Run

Figure 1. Operation at different supply voltages, the left column showing signal integrity measurements in the correct operating region. The right column showing measurements following the IBIST pattern generator failing. Note that the eye diagram looks identical in either case, but the BER and related measurements show otherwise.

Summary

We've explored a failure mechanism of a particular IC design. It has exhibited bit errors as the power supply to the chip has dropped below a threshold, but the output waveform has shown no indication of issues arising. This has shown that eye diagrams alone may not be as effective in showing major system issues, and should be coupled with BER-based measurements using the BERTScope BSA Series for deeper insight and problem resolution.

Contact Tektronix:

ASEAN / Australasia (65) 6356 3900
Austria* 00800 2255 4835
Balkans, Israel, South Africa and other ISE Countries +41 52 675 3777
Belgium* 00800 2255 4835
Brazil +55 (11) 3759 7600
Canada 1 (800) 833-9200
Central East Europe, Ukraine and the Baltics +41 52 675 3777
Central Europe & Greece +41 52 675 3777
Denmark +45 80 88 1401
Finland +41 52 675 3777
France* 00800 2255 4835
Germany* 00800 2255 4835
Hong Kong 400-820-5835
India 000-800-650-1835
Italy* 00800 2255 4835
Japan 81 (3) 6714-3010
Luxembourg +41 52 675 3777
Mexico, Central/South America & Caribbean 52 (55) 56 04 50 90
Middle East, Asia and North Africa +41 52 675 3777
The Netherlands* 00800 2255 4835
Norway 800 16098
People's Republic of China 400-820-5835
Poland +41 52 675 3777
Portugal 80 08 12370
Republic of Korea 001-800-8255-2835
Russia & CIS +7 (495) 7484900
South Africa +27 11 206 8360
Spain* 00800 2255 4835
Sweden* 00800 2255 4835
Switzerland* 00800 2255 4835
Taiwan 886 (2) 2722-9622
United Kingdom & Ireland* 00800 2255 4835
USA 1 (800) 833-9200

* If the European phone number above is not accessible, please call +41 52 675 3777

Contact List Updated 25 May 2010

For Further Information

Tektronix maintains a comprehensive, constantly expanding collection of application notes, technical briefs and other resources to help engineers working on the cutting edge of technology. Please visit www.tektronix.com



Copyright © 2010, Tektronix. All rights reserved. Tektronix products are covered by U.S. and foreign patents, issued and pending. Information in this publication supersedes that in all previously published material. Specification and price change privileges reserved. TEKTRONIX and TEK are registered trademarks of Tektronix, Inc. All other trade names referenced are the service marks, trademarks or registered trademarks of their respective companies.

09/10 EA/WWW

65W-26044-0

Tektronix[®]

