



# Signal Integrity of Reference Clock Bleed-Through in an IC

## Application Note

### Introduction

This application note examines some signal integrity examples related to AMB testing, but also with wider applicability. Clock bleed-through is examined, as well as the effect of a lowered supply voltage on error performance.




Figure 1a. Clean Eye Diagram.





Figure 1b. Reference Clock Bleed-through Eye Diagram.

## Clock Bleed-Through Example

The following discussion is based on measurements given in Figures 1a and 1b. Note that the measurements were taken directly from the output of an IC using a BERTScope BSA Series with de-emphasis switched on, giving the characteristic eye shape seen in these measurements. After the appropriate amount of travel through a dispersive medium, such as a circuit board, the signal would look like a normal NRZ eye.


The measurements on the right column of Figure 1c were taken from an early design prototype chip. For comparison purposes, measurements from a later version of the chip are given on the left.



**Figure 1c.** Operation at different supply voltages, the left column showing signal integrity measurements in the correct operating region. The right column showing measurements following the IBIST pattern generator failing. Note that the eye diagram looks identical in either case, but the BER and related measurements show otherwise.

The first clue that the situation was not as intended are given by the jitter measurements shown at the bottom of Figure 1a. The earlier part exhibits considerably more jitter than the design target. It can be seen from this that the problem seems to be mainly a DJ (Deterministic Jitter) problem. The BER Contour shows that in both cases, this is not a noise-related problem, and there are no rare events lurking – the contour lines are closely grouped and the center of the eye is quite open, again aligning with the conclusion that this is

a deterministic effect. The major clue derives from the eye diagram, where there are mysterious extra traces apparent in the eye compared to its companion on the left (as indicated by the purple circles on the magnified portion of the eye). These traces are happening frequently (they must be to appear in an eye diagram) but obviously less frequently than the main data edges. The mystery edges also seem to be synchronous with the data edges, and timed with the data transitions.



**Figure 2.** Placing the BERTScope sampling point where it starts to intersect with one of the mystery edges allows the designer to use error analysis. This shows a connection to errors occurring every 24 data bits.

Moving the BERTScope sampling point, it is possible to explore the less frequently occurring edges (see Figure 2). Using error analysis on the BERTScope, it becomes obvious that there is a relationship between errors, and the data rate divided by 24. For this system, this happens to correspond to the reference clock rate ( $\div 24$ ) and turned out to be the cause.

The design was changed to increase isolation between clock and data paths, with the obviously improved performance seen in the measurements in the left column of Figure 1.

## Summary

The BERTScope BSA Series was used to look at a semiconductor chip suffering from reference clock bleed-through, and was able to detect symptoms visible in signal integrity measurements that helped a successful redesign.

## Contact Tektronix:

ASEAN / Australasia (65) 6356 3900

Austria\* 00800 2255 4835

Balkans, Israel, South Africa and other ISE Countries +41 52 675 3777

Belgium\* 00800 2255 4835

Brazil +55 (11) 3759 7600

Canada 1 (800) 833-9200

Central East Europe, Ukraine and the Baltics +41 52 675 3777

Central Europe & Greece +41 52 675 3777

Denmark +45 80 88 1401

Finland +41 52 675 3777

France\* 00800 2255 4835

Germany\* 00800 2255 4835

Hong Kong 400-820-5835

India 000-800-650-1835

Italy\* 00800 2255 4835

Japan 81 (3) 6714-3010

Luxembourg +41 52 675 3777

Mexico, Central/South America & Caribbean 52 (55) 56 04 50 90

Middle East, Asia and North Africa +41 52 675 3777

The Netherlands\* 00800 2255 4835

Norway 800 16098

People's Republic of China 400-820-5835

Poland +41 52 675 3777

Portugal 80 08 12370

Republic of Korea 001-800-8255-2835

Russia & CIS +7 (495) 7484900

South Africa +27 11 206 8360

Spain\* 00800 2255 4835

Sweden\* 00800 2255 4835

Switzerland\* 00800 2255 4835

Taiwan 886 (2) 2722-9622

United Kingdom & Ireland\* 00800 2255 4835

USA 1 (800) 833-9200

\* If the European phone number above is not accessible, please call +41 52 675 3777

Contact List Updated 25 May 2010

## For Further Information

Tektronix maintains a comprehensive, constantly expanding collection of application notes, technical briefs and other resources to help engineers working on the cutting edge of technology. Please visit [www.tektronix.com](http://www.tektronix.com)



Copyright © 2010, Tektronix. All rights reserved. Tektronix products are covered by U.S. and foreign patents, issued and pending. Information in this publication supersedes that in all previously published material. Specification and price change privileges reserved. TEKTRONIX and TEK are registered trademarks of Tektronix, Inc. All other trade names referenced are the service marks, trademarks or registered trademarks of their respective companies.

09/10 EA/WWW

65W-26045-0

**Tektronix**