



Storage PHY Test Solutions











Storage Timelines and Solutions Development



12G+ Design Problem: 1000mV, FFE, Crosstalk, DFE, 50mV

- Crosstalk and signal loss problems are the largest design challenge today.
- Significant advances in high tap count Decision Feedback Equalization are key to operating at 12G+.



NEW Measurement for Crosstalk/ISI Evaluation

- SAS3_EYEOPENING* Measurement for accurate analysis of ISI and crosstalk effects
- Provides measure of relative vertical eye opening after reference equalization





Figure Fe – Simulated Vertical eye opening and reference pulse response cursor

Source: 12-244r3

*Note, this measurement is similar to the SAS-2 Waveform Distortion Penalty (WDP) measurement but also includes Tx EQ in addition to DFE. The code was provided and distributed through the T10 Technical Committee and permission has been granted for Tektronix to reuse.


SAS3_EYEOPENING provides 4 different metrics

- 1. Relative Vertical Eye Opening:** A direct indication of how much margin there is after equalization
 - Takes into account un-compensable ISI and crosstalk
 - ISI and crosstalk broken down in report
- 2. Main Cursor Amplitude:** A direct indication of the amplitude after equalization
 - Assumes 800 mVppd max. TX launch amplitude, unless data is captured
- 3. Maximal FFE correction:** A direct indication of how much FFE correction is required by the transmitter
 - $\text{Max}(\text{abs}(C_{\text{pre}}/C_{\text{cntr}}, C_{\text{post}}/C_{\text{cntr}}))$
- 4. Maximal DFE correction:** A direct indication of how much DFE correction is required by the receiver
 - $\text{Max}(\text{abs}(\text{DFE}/\text{Main}))$


SAS-3 PHY Transmitter Solution – Option SAS3

Test0	Parameter	Conformance Min/Max
5.1.1	Maximum Noise During OOB IDLE	< 120 mV
5.1.2	OOB Burst Amplitude	> 240 mV
5.1.3	OOB Offset Delta	+/- 25 mV
5.1.4	OOB Common Mode Delta	+/- 50 mV
5.2.1	SSC Modulation Type	Center-, No- and Down-spreading
5.2.2	SSC Modulation Frequency	30 kHz < SSC _{freq} < 33 kHz
5.2.3	SSC Modulation Deviation	+/- 1000 ppm (center), 0 ppm (no spread) or +0/-1000 ppm (down)
5.2.4	SSC DFDT	850 ppm/μs
5.3.1	Physical Link Rate Long Term Stability	+/- 100 ppm
5.3.2	Common Mode RMS Voltage	< 30 mV
5.3.3	Common Mode Spectrum Mask Hits	Below Spectrum Limit Lines (0.1 to 6 GHz)
5.3.4	Peak to Peak Voltage	850 mV < Vpk-pk < 1200 mV
5.3.5	VMA	> 80 mV
5.3.6	Rise Time	> 20.8 ps
5.3.7	Fall Time	> 20.8 ps
5.3.8	Random Jitter	0.15 UI (12.5 ps)
5.3.9	Total Jitter	0.25 UI (20.8 ps)
5.3.10	SAS3_EYEOPENING	> 55 %
5.3.11	Pre Cursor Equalization	1 V/V < R _{pre} < 1.67 V/V
5.3.12	Post Cursor Equalization	1 V/V < R _{post} < 3.33 V/V

SAS3 12 Gb/s Tx Test Software



Common Mode Spectrum Measurement




SAS-3 PHY Transmitter Solution – Option SAS3

- Automated transmitter validation for 12 Gb/s SAS physical layer specification
- Integrated SAS3_EYEOPENING measurement for accurate analysis of ISI and crosstalk effects and relative vertical eye opening after reference equalization
- Easily reconfigure existing measurements to create user-specified test parameters or test limits
- Multiple plots and measurement configurations provides a quick comparison of the same acquired data with different settings
- Simultaneous two lane testing of primary and secondary ports
- Detailed test reports with screenshots, setup details, and pass/fail limits


Beyond Compliance

- How much margin is there in my design?
- How many DFE/FFE taps are needed to meet the system budget?
- What is longest channel (cable/backplane) the system can tolerate?
- How does process/voltage/temperature affect device performance?



1m cable



2m cable




3m cable




Flexible Link Analysis Tools – option SDLA


- DFE/FFE modeling
 - Reference equalizer vs. vendor-specific
 - Equalizer implementation for PHYs
- Enhanced de-embedding
 - Full four-port network characterization
- Channel emulation for margin analysis



SAS Receptacle Test Adapter




Sdd21 (1x Thru) => -3dB@26 GHz



Test Fixture De-embedding

- Why de-embed?
 - Tx measurements referenced to die (ET)
 - Improve margin with removal of fixture effects
- S-Parameters acquired from calibration fixture or model extraction
- Use inverse response to compensate for loss



	Before De-Embed	After De-Embed
Eye Height	711 mV	770 mV
Rise Time	57	37

Bandwidth Considerations

SAS PRBS11 12G NRZ Power Spectrum




Recommended Equipment

The following components are required for performing SAS12 Tx measurements

- DSA/DPO/MSO70K(C/D) Series Oscilloscope with Opt. 5XL or higher (Min. 20 GHz BW, ≥ 25 GHz recommended*)
- DPOJET Advanced (DJA) - Prerequisite
- Option SAS3
- Test Fixtures:
 - TF-SAS-TPA-R SAS Gen3 Receptacle Adapter (drive form factor) or
 - TF-SASHD-TPA-R miniSASHD 12G SAS Receptacle (mini SAS HD 4i/x cables) or
 - Set of TF-SASHD-TPAR-P miniSASHD 12G SAS (Right Side) Plug and TF-SASHD-TPAL-P miniSASHD 12G SAS (Left Side) Plug (x8)
- PMCABLE1M or equivalent Phase Matched Cable Set (qty: 2)

SAS Implications for Receiver Testing

- System margins are decreasing, testing the transmitter only does not imply interoperability
- Receiver test requirements are expanding and will include testing with a crosstalk, ISI and Tx/Rx EQ
- Transmitter Equalization requires pre/post-cursor control
- Receiver Equalization is more sophisticated
 - Behavior equalizers (Continuous Time Linear and 5-tap Decision Feedback Equalization) must be used to compensate for channel loss
 - Transmitters must support back channel negotiation to auto-negotiate with Receivers to determine optimal equalization settings for testing



SAS 12 Gb/s Rx Test Setup

- Similar to SAS 6 Gb/s Rx configuration
- Rx calibration -> CJTPAT -> BER test
- Tektronix Method of Implementation (MOI) provides complete Rx Test procedure





Figure 129 — Stressed receiver device jitter tolerance test block diagram

SAS 12 Gb/s Rx MOI




Receiver Test Made Easy with the BERTScope

Stressed Pattern Generator

1



DPP provides pre-emphasis to emulate compliant transmitter




Error Detector

2




CR recovers a clock from the retransmitted data from the DUT


From Stressed Pattern Generator



To Error Detector




Device Under Test (DUT)



Bits come back from DUT to **Error Detector** and compared to expected pattern for Bit Error Ratio (BER) measurement

SAS 12G Rx Equipment



Trained Link for Jitter Tolerance Test

- Complete Rx test exercises both CDR and Tx/Rx EQ capabilities
- Link optimization options
 - Iterate possible Tx/Rx EQ states and apply from 'best' optimized eye
 - Directly apply Preset based on typical configuration for worst case channel





Figure Fh – Stressed receiver transmitter equalization adjustment

Stressed Pattern Calibration – Putting it Together


DPP125
Pre-Emphasis

1 Stressed
Pattern
Generator



2




Channel (crosstalk/ISI)



DPO/DSA72504D

3

Link
Training



BERTScope

Physical
Setup

RJ/SJ
Calibration

ISI
Calibration

Crosstalk
Calibration


Tx/Rx
Training

RX Testing

Rx Results (BERTScope)



- Automated Scan from 10 Hz to 100 MHz
- SAS-3 (6/12 Gb/s) spec requires 97, 240 kHz & 2.06, 3.6 and 15 MHz

DATA	T-MHz	T-SJ	SJ	Bits	Errors	BER	Status	ThreshVX	DelayPS
	2	0.1	0.1	4.52	6E+08	0	0.00E+00 PASSED	0	267.531
	4	0.1	0.1	2.1	6E+08	0	0.00E+00 PASSED	0	266.451
	6	0.1	0.1	1.42	6E+08	0	0.00E+00 PASSED	0	266.451
	8	0.1	0.1	1.04	6E+08	0	0.00E+00 PASSED	-2	266.451
	10	0.1	0.1	0.9	6E+08	0	0.00E+00 PASSED	0	266.451
	12	0.1	0.1	0.74	6E+08	0	0.00E+00 PASSED	0	266.451
	14	0.1	0.1	0.64	6E+08	0	0.00E+00 PASSED	-2	266.451
	16	0.1	0.1	0.56	6E+08	0	0.00E+00 PASSED	0	266.451
	18	0.1	0.1	0.54	6E+08	0	0.00E+00 PASSED	1	266.451
	20	0.1	0.1	0.52	6E+08	0	0.00E+00 PASSED	0	266.451
	22	0.1	0.1	0.48	6E+08	0	0.00E+00 PASSED	0	266.451
	24	0.1	0.1	0.42	6E+08	0	0.00E+00 PASSED	0	266.451
	0.46			0.46	6E+08	0	0.00E+00 PASSED	0	267.531
	0.46			0.46	6E+08	0	0.00E+00 PASSED	0	266.451
	0.46			0.46	6E+08	0	0.00E+00 PASSED	0	266.451
	0.46			0.46	6E+08	0	0.00E+00 PASSED	0	266.451
	0.42			0.42	6E+08	0	0.00E+00 PASSED	0	266.451
	0.42			0.42	6E+08	0	0.00E+00 PASSED	0	266.451
	0.44			0.44	6E+08	0	0.00E+00 PASSED	0	266.451
	0.44			0.44	6E+08	0	0.00E+00 PASSED	0	266.451
	0.44			0.44	6E+08	0	0.00E+00 PASSED	0	266.451
	0.46			0.46	6E+08	0	0.00E+00 PASSED	0	266.451
	0.46			0.46	6E+08	0	0.00E+00 PASSED	0	266.451
	0.46			0.46	6E+08	0	0.00E+00 PASSED	-2	267.531
	0.46			0.46	6E+08	0	0.00E+00 PASSED	0	266.451
	0.48			0.48	6E+08	0	0.00E+00 PASSED	1	267.531
	0.48			0.48	6E+08	0	0.00E+00 PASSED	0	266.451
	0.46			0.46	6E+08	0	0.00E+00 PASSED	-2	267.531
	0.48			0.48	6E+08	0	0.00E+00 PASSED	0	266.451
	0.46			0.46	6E+08	0	0.00E+00 PASSED	0	266.451
	0.44			0.44	6E+08	0	0.00E+00 PASSED	-1	267.531
	0.42			0.42	6E+08	0	0.00E+00 PASSED	-3	267.531
	0.42			0.42	6E+08	0	0.00E+00 PASSED	0	266.451
	0.42			0.42	6E+08	0	0.00E+00 PASSED	0	266.451
	0.46			0.46	6E+08	0	0.00E+00 PASSED	0	266.451
	0.46			0.46	6E+08	0	0.00E+00 PASSED	-2	267.531
	0.48			0.48	6E+08	0	0.00E+00 PASSED	0	266.451
	0.46			0.46	6E+08	0	0.00E+00 PASSED	-1	267.531
	0.48			0.48	6E+08	0	0.00E+00 PASSED	0	266.451
	0.48			0.48	6E+08	0	0.00E+00 PASSED	-2	267.531
	0.48			0.48	6E+08	0	0.00E+00 PASSED	0	266.451
	0.5			0.5	6E+08	0	0.00E+00 PASSED	0	266.451
	0.52			0.52	6E+08	0	0.00E+00 PASSED	-2	267.531
	0.52			0.52	6E+08	0	0.00E+00 PASSED	0	266.451
	0.52			0.52	6E+08	0	0.00E+00 PASSED	-1	267.531
	0.54			0.54	6E+08	0	0.00E+00 PASSED	0	267.531
	0.52			0.52	6E+08	0	0.00E+00 PASSED	0	266.451
							LIMIT		
	0.54			0.54	6E+08	0	0.00E+00 REACHED	0	266.451






Need for Precise ISI generation

- Device margin testing against variable magnitude sinusoidal test vectors has been foundation of receiver characterization.




- Current PHY designs use sophisticated CTLE and/or DFE architectures, where tolerance and margining against DDJ is more important than SJ.



NEW SAS 12 Gb/s Receiver Test Solutions

DPP125C Digital Pre-emphasis Processor

- Integrated eye opener functionality for testing DUTs with long channels
- Integrated clock doubler that enables full rate stress for 12 Gb/s



BSAITS125 Interference Test Set

- Programmable variable ISI for automated testing and precision setting
- Integrated CM and DM interference combiner



Data Dependent Jitter Variability with BSAITS

The image displays two software interfaces. The left interface is BERTScope 12500, showing the DPP CONTROL panel. It features a central FIR FILTER block with a graph of Linear Tap Values. A context menu is open over the FIR FILTER, listing options such as 'Help on FIR Filter?', 'User Tap Values ...', 'Gain/Loss (-5.0 dB) ...', 'Preshoot (0.0 dB) ...', 'Deemphasis (0.0 dB) ...', 'Import Baseline', 'Set PCIE Preset (P4)', 'Display (Linear Tap Values)', 'Format (Graphic)', 'Stage (Total Effect)', and 'Clear All'. Below the FIR FILTER is a FREQUENCY RESPONSE graph showing a linear decrease in dB from 0 to -6 over a frequency range of 0 to 2 Hz. The right interface is ITSControl, displaying system information for BSAITS125, including Serial Number 2011T1391, Option 1, Build Date 11/28/2011, Cal Date 12/07/2011, sParam Prefix ZZZZZ, CalDescr Version 1.000, and SParam Data Valid. It also shows Primary Path and Secondary Path settings, with the Primary Path set to 22 dB and the Secondary Path set to Bypass. The Device Status is Primary 22 dB. Buttons for OK and Cancel are visible at the bottom.

BSAITS automates selection of fixed ISI traces with fine (m dB) controls with the DPP FIR filter for a continuously variable high precision ISI source.

BSAITS Bypass mode

The screenshot displays the ITSControl software interface, which is used for configuring and monitoring the BSAITS system. The main window is titled "EYE DIAGRAM" and shows a complex signal waveform with multiple overlapping traces in various colors (red, green, blue, yellow). A green box highlights the amplitude measurement of 1685.7 mV. Other numerical values are visible on the diagram, such as 549, 1129, and -580. The interface includes several control buttons: "Eye Setup", "Auto Center", "Fit Cursor", "(Classic) Clean", "View", "Back", "Forward", "Run", "Print", "Config", "Help", and "Shutdown".

On the left side, there is a vertical menu with the following parameters:

- Rise Time: 61.7 ps
- Fall Time: 60.3 ps
- Data Unit Intrlvl: 125.0 ps
- Amplitude: 1685.7 mV
- 1434.1 Min
- 1692.9 Max
- 1669.5 Mean
- 62.7 Sigma
- 30 Samples
- Jitter-PP: 17.8 ps

Below the eye diagram, there is a status bar with the following information:

- Running
- Cursor Y1
- 00:01:56
- 24 ps

At the bottom of the interface, there are three main status indicators:

- Gen: User 8,000.00 Mbit/s
- Det: N/A 8,000.00 Mbit/s
- BER: Disabled

On the right side, there is a "System Information" window titled "ITSControl" with the following details:


- System: BSAITS125
- Serial Number: 2011T1391
- Option: 1
- Build Date: 11/28/2011
- Cal Date: 12/07/2011
- sParam Prefix: ZZZZZ
- CalDescr Version: 1.000
- SParam Data: Valid

Below the system information, there are two columns of radio button options for "Primary Path" and "Secondary Path":

- Primary Path:**
 - Bypass
 - 12 dB
 - 15 dB
 - 22 dB
 - Ext. ISI 1
 - Ext. ISI 2
- Secondary Path:**
 - Bypass
 - 3 dB
 - 6 dB
 - 9 dB
 - 18 dB
 - 23 dB

At the bottom of the right window, the "Device Status" is shown as "Primary Bypass", with "OK" and "Cancel" buttons.

BSAITS 12dB mode



BSAITS 15dB mode

EYE DIAGRAM

Eye Setup Auto Center Fit Cursor (Classic) Clean

View Back Forward Run Print Config Help Shutdown

250 mV per Div

Rise Time 11.7 ps
Fall Time 13.7 ps
Data Unit Intrlvl 125.0 ps
Amplitude 1578.6 mV
1578.6 Min
1578.6 Max
1578.6 Mean
0.0 Sigma
2 Samples
Jitter-PP 22.6 ps

Center -1 mV

Amplitude 1578.6 mV

129
281
152

Running Cursor DY 00:00:08

Center 24 ps

Gen: User 8,000.00 Mbit/s Det: N/A 8,000.00 Mbit/s BER: Disabled Local

ITSControl

System: BSAITS125
Serial Number: 2011T1391
Option: 1
Build Date: 11/28/2011
Cal Date: 12/07/2011
sParam Prefix: ZZZZZ
CalDescr Version: 1.000
SParam Data: Valid

Primary Path
 Bypass
 12 dB
 15 dB
 22 dB
 Ext. ISI 1
 Ext. ISI 2

Secondary Path
 Bypass
 3 dB
 6 dB
 9 dB
 18 dB
 23 dB

Device Status: Primary 15 dB

OK Cancel

BSAITS 22dB mode

EYE DIAGRAM Eye Setup Auto Center Fit Cursor (Classic) Clean

250 mV per Div

Rise Time 38.4 ps
Fall Time 39.8 ps
Data Unit Intrlvl 125.0 ps
Amplitude 1542.9 mV
1542.9 Min
1685.7 Max
1588.4 Mean
60.0 Sigma
100 Samples
Jitter-PP 20.6 ps

Center -1 mV

Amplitude 1542.9 mV
144 71
-73

Running Cursor Y1 00:09:42

Center 24 ps

Gen: User 8,000.00 Mbit/s Det: N/A 8,000.00 Mbit/s BER: Disabled Local

ITSControl

System: BSAITS125
Serial Number: 2011T1391
Option: 1
Build Date: 11/28/2011
Cal Date: 12/07/2011
sParam Prefix: ZZZZZ
CalDescr Version: 1.000
SParam Data: Valid




Primary Path
 Bypass
 12 dB
 15 dB
 22 dB
 Ext. ISI 1
 Ext. ISI 2

Secondary Path
 Bypass
 3 dB
 6 dB
 9 dB
 18 dB
 23 dB

Device Status: Primary 22 dB


OK Cancel

Complete Tektronix SAS Testing

<p>Receiver Tests/Active Cable Tests</p> <p>RSG/RMT- Receiver Silicon, Active cable characterization and Compliance testing capability to 26 Gb/s</p>	<p>BSA125C with option JMAP, STR & SF</p> <p>DPP125C, CR125A and BSAITS for Digital Emphasis, Clock recovery and ISI generation</p>	
<p>Channel Tests</p> <p>ICR: Insertion Loss/Crosstalk analysis.</p> <p>Rx/Tx - Device and Host electrical channel performance, Crosstalk, Impedance and return loss</p>	<p>DSA8300 Sampling Oscilloscope</p> <p>80E10 TDR Sampling Module for DSA8300 Sampling Oscilloscope</p> <p>80SICON S-Parameter Analysis software</p>	
<p>Passive Cable Tests</p> <p>Cable crosstalk, skew and frequency domain measurements, <i>sdd21</i>, <i>sdd11</i>.</p>		
<p>PHY, TSG, and OOB Tests</p> <p>PHY – Signal timing stability and SSC analysis.</p> <p>TSG – Transmitter AC parametric, Jitter, Amplitude.</p> <p>OOB- Out Of Band signal validation</p>	<p>DSA72504D Real-Time Oscilloscope</p> <p>Option SAS3 12 Gbps Tx Test Software</p> <p>TekExpress SAS 6 Gbps Physical Layer Test software</p> <p>DPOJET Jitter/Eye Analysis software</p>	




Serial ATA PHY Validation



SATA UTD 1.4 TSG/PHY/OOB Measurements

Drive : PHY-TSG-OOB SATA Gen 3-UTD 1.4-All

Select	Test Name
<input checked="" type="checkbox"/>	Informative-df/dt Measurement
<input checked="" type="checkbox"/>	Informative-Eye diagrams
<input checked="" type="checkbox"/>	OOB01-OOB Signal Detection Threshold
<input checked="" type="checkbox"/>	OOB02-UI During OOB Signaling
<input checked="" type="checkbox"/>	OOB03-COMINIT_RESET and COMWAKE Transmit Burst Length
<input checked="" type="checkbox"/>	OOB04-COMINIT_RESET Transmit Gap Length
<input checked="" type="checkbox"/>	OOB05-COMWAKE Transmit Gap Length
<input checked="" type="checkbox"/>	OOB06-COMWAKE Gap Detection Windows
<input checked="" type="checkbox"/>	OOB07-COMINIT Gap Detection Windows
<input checked="" type="checkbox"/>	PHY01-Unit Interval
<input checked="" type="checkbox"/>	PHY02-Frequency Long Term Stability
<input checked="" type="checkbox"/>	PHY03-Spread-Spectrum Modulation Frequency
<input checked="" type="checkbox"/>	PHY04-Spread-Spectrum Modulation Deviation
<input checked="" type="checkbox"/>	TSG01-Differential Output Voltage-Option 1
<input checked="" type="checkbox"/>	TSG01-Differential Output Voltage-Option 2
<input checked="" type="checkbox"/>	TSG02-Rise-Fall Time
<input checked="" type="checkbox"/>	TSG03-Differential Skew
<input checked="" type="checkbox"/>	TSG04-AC Common Mode Voltage
<input checked="" type="checkbox"/>	TSG05-Rise-Fall Imbalance
<input checked="" type="checkbox"/>	TSG06-Amplitude Imbalance
<input checked="" type="checkbox"/>	TSG09-TJ at Connector, Clock to Data, fBAUD-500
<input checked="" type="checkbox"/>	TSG10-DJ at Connector, Clock to Data, fBAUD-500
<input checked="" type="checkbox"/>	TSG11-TJ at Connector, Clock to Data, fBAUD-500
<input checked="" type="checkbox"/>	TSG12-DJ at Connector, Clock to Data, fBAUD-500
<input checked="" type="checkbox"/>	TSG13-Transmit Jitter
<input checked="" type="checkbox"/>	TSG14-TX Maximum Differential Voltage Amplitude
<input checked="" type="checkbox"/>	TSG15-TX Minimum Differential Voltage Amplitude
<input checked="" type="checkbox"/>	TSG16-Tx AC Common Mode Voltage



- Different test program and degrees of regression testing user selectable.
- Debug and diagnostic tools (Informative measurements)
- Updated SATA Gen3 measurements
 - New OOB patterns
 - TSG ECN additions

AWG Device State Control


Real Time Scope	DPO72004B (GPIB8:1::INSTR)
BIST-L initialization by	Auto
Set scope scale, resolution and sampling rate	Custom Utility
Set vertical scales automatically	Operation without AWG
BIST-L validation required	Always
Number of times AWG is turned ON/OFF for putting DUT in BISTL mode	2
Horizontal scale for PHY-TSG BIST-L acquisition (us/div)	4
Resolution for PHY-TSG BIST-L acquisition (ps/pt)	20
OOB validation required	First time only

- DUT control a significant challenge
 - BIST-L (loopback) required for compliance
- AWG has a successful track record of DUT control
 - Initiates loopback while seamlessly transitioning to Tx/Rx testing
- 3rd party tools available (Drivemaster, serial port control)

The screenshot shows the Tektronix AWG7102 software interface. The 'Sequence' window displays a list of waveforms with the following columns: Index No, Ch 1 Waveform, Wait, Repeat, Event Jump To, and Go To. A red vertical line is drawn through the sequence, highlighting the 'BIST-L Initiator Sequence' (lines 11-13). A blue vertical line is drawn through the sequence, highlighting the 'Stress Patterns' (lines 25-33). The 'BIST-L Initiator Sequence' includes waveforms like 'D10_2710_24Gs', 'Gen2_30kHz_62_5sj', and 'Gen3-FCP-2A-1Err'. The 'Stress Patterns' include waveforms like 'RSG03-a-2A-10MHz', 'RSG03-b-2A-33MHz', and 'RSG03-c-2A-62MHz'.


The SATA Ecosystem: Now

Today, SATA is expanding in specialized low power, compact and high performance areas with BGA and SATA-Express Solutions recently approved by SATA-IO.




Enabling the New SATA Express Ecosystem

Desktop Connector **Concept**



Enabling the New SATA Express Ecosystem




Desktop Cables **Concept**

- SATA devices will coexist with next generation PCIe devices
- SATA cost/performance benefits
- Requires a connector that supports both PCIe and SATA
 - Allows a single motherboard (backplane) connector to support both interfaces
- HDD-compatible form factors to be defined for PCIe devices
 - Enables system-level mechanical compatibility
 - Preserves high-capacity storage

SATA-IO CabCon has been chartered to develop SATA compatible connectors and form factors for PCIe SSD/hybrid drives

Physical Connections

Pinout Table for Host Backplane Connector



Signal List Summary

Usage	Signals	Contacts
x2 PCIe muxed with SATA	2*(Tx and Rx pairs) + GND pins	14
Power	5V and 12V + GND pins	10
Device Activity Signal/Disable Staggered Spinup (optional)	DAS/DSS	1
SATA/PCIe DEVSLP	DEVSLP	1
PCIe sideband	PERST#	1
PCIe/SATA Interface Detect	IFDet	1
Reserved	RSVD	1

Source: SATA Express Specification (Technical Proposal)

Note, additional PCIe Ref Clk pins optional

SATA Express = PCIe PHY Layer

- Tx Test parameters
 - Voltage
 - Package Loss
 - Transmitter Equalization
 - Jitter
- NEW Ref Clock Spec definition
 - Independent Ref Clock model
 - 2nd Order transfer function for SSC harmonics attenuation

Jitter and Eye Diagram Analysis Tools

Measurement	Source(s)
T_TXA	Math1
VTXA	Math1
VTXA_d	Math1
SATAx VTx-Diff-PP	Math1
Mask Hits1	Math1
TIE1	Math1
SATAx UI1	Math1
TJ@BER1	Math1
DJ-551	Math1

Method: PLL - Custom BW [Apply]

PLL Model: Type II

Loop BW: JTF BW: 10MHz

Damping: 730m

Loop BW = 20.219M [Advanced]

* Copies these clock recovery settings to other measurements


Clear [X] Recalc [Refresh] Single [Right Arrow] Run [Circular Arrow] Show Plots [Bar Chart]

Clocking Architectures – PCIe vs. SATA

- SATA
 - Supports SSC
 - Embedded clock
- PCIe
 - Three different synchronization methods
 - Forwarded Ref clock
 - Data clocked Ref clock
 - Separate Ref clock

- Client PCIe application

-> no need for "refclk"*




* PCI-SIG proposal under review

Independent Ref clock model for SATA Express

Tektronix Solutions for SATA Express Measurements

- DPOJET-based SATA Express setup (requires option PCE3)
- Support for Base/CEM spec measurements
- Supports all versions of PCI Express and includes SATA Express PLL configurations




SATA Express Signal Access

- Recommend Luxshare-ICT Dual Port SAS fixtures (SFF-8482)
- Similar dimensions but different pinout
- For device testing use plug fixture (TF-4R21) to mate with SATAe plug
 - Both ports accessible (29 pin)
- For cable testing use receptacle fixture (TF-4P22) to mate with SATAe receptacle
 - Only port A is accessible (22 pin)

SAS Dual Port Plug Test Fixture



SAS Dual Port Receptacle Test Fixture



<http://www.luxshare-ict.com/>

Thanks !

