高速串行总线测试技术发展

Liu Jian
2012-11
PHY Validation of Thunderbolt & DisplayPort
Thunderbolt Overview

- High Speed Data Bus for PC’s
  - Brought to market by Intel/Apple in 2011
  - Interoperable with DisplayPort

- Thunderbolt signaling is dual NRZ (64/66b Encoded)
  - 10.3125 Gb/s data rate
  - It utilizes SFP+ technology with 2 diff Tx and Rx pairs.
Thunderbolt Electrical Validation

Tektronix DPOJET
Thunderbolt .5 MOI
Manual Test

Thunderbolt (.7 Spec Revision)
10.3125Gbps

Display Port DP1.2
RBR (1.6Gbps), HBR (2.7Gbps), HBR2 (5.4Gbps)

Thunderbolt (future Interop)

HDIMI 1.4.2B
Deep Color, HEAC, 3D, MHL

SATA UTD 1.4.3
SATA 3.0Gbps, SATA 6.0Gbps

DP++
Tektronix DP12 Full test automation
Dual Port Device Compliance Test Summary

- Physical Layer Testing
  – (Rev 0.7 Spec)
  1. TBT Transmitter MOI
  2. TBT Receiver MOI
  3. TBT Return Loss MOI
  4. DP Source MOI
  5. DP++ (HDMI) Source MOI
  6. Power Delivery MOI

- Functional Testing
  – Thunderbolt Functional CTS Rev 3.0.1
  1. ROM Validation
  2. Basic Device Functionality
  3. EFI
  4. Downstream Device Functionality
  5. Downstream Display Functionality
  6. Extended Test Functionality
  7. Complex Topology
  8. DUT Specific Verification
  9. Negative Testing
  10. Firmware Update Validation

CTS – Compliance Test Specification
MOI – Method of Implementation (Test Procedure)
Single Port Device Compliance Test Summary

- **Physical Layer Testing**
  - (Rev 0.7 Spec)
  1. TBT Transmitter MOI
  2. TBT Receiver MOI
  3. TBT Return Loss MOI
  4. Power Consumption

- **Functional Testing**
  - Thunderbolt Functional CTS Rev 2.4 (IBL 488434)
    1. ROM Validation
    2. Basic Device Functionality
    3. EFI
    4. DUT Specific Verification
    5. Negative Testing
    6. Firmware Update Validation

CTS – Compliance Test Specification  
MOI – Method of Implementation (Test Procedure)
Power Delivery Testing Setup
HDMI Test Setup

- DSA70804C or higher
- SMA Differential Probes
  - Provides 3.3V bias
- HT3 HDMI Compliance SW
- Mac or equivalent tool used to control downstream port on a 2 port device
- Both ports tested
Example of HDMI Passing Results

### Test Summary

<table>
<thead>
<tr>
<th>Index</th>
<th>Test Name</th>
<th>Lanes</th>
<th>Spec Range</th>
<th>Meas Value</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>7-9 : Source Clock Jitter</td>
<td>CK</td>
<td>Clock Jitter &lt; 0.25*Tbit;</td>
<td>0.08*Tbit</td>
<td>Pass</td>
</tr>
<tr>
<td>2</td>
<td>7-10 : Source Eye Diagram</td>
<td>CK - D0</td>
<td>Clock Jitter &lt; 0.3*Tbit;</td>
<td>0.12*Tbit</td>
<td>Pass</td>
</tr>
<tr>
<td>3</td>
<td>7-10 : Source Eye Diagram</td>
<td>CK - D1</td>
<td>Data Jitter &lt; 0.3*Tbit;</td>
<td>0.12*Tbit</td>
<td>Pass</td>
</tr>
<tr>
<td>4</td>
<td>7-10 : Source Eye Diagram</td>
<td>CK - D2</td>
<td>Data Jitter &lt; 0.3*Tbit;</td>
<td>0.1*Tbit</td>
<td>Pass</td>
</tr>
<tr>
<td>5</td>
<td>7-6 : Source Inter-Pair Skew</td>
<td>D0 - D1</td>
<td>Skew &lt; 0.2*TPixel;</td>
<td>0.007*TPixel</td>
<td>Pass</td>
</tr>
<tr>
<td>6</td>
<td>7-6 : Source Inter-Pair Skew</td>
<td>D1 - D2</td>
<td>Skew &lt; 0.2*TPixel;</td>
<td>0.012*TPixel</td>
<td>Pass</td>
</tr>
<tr>
<td>7</td>
<td>7-6 : Source Inter-Pair Skew</td>
<td>D2 - D0</td>
<td>Skew &lt; 0.2*TPixel;</td>
<td>0.005*TPixel</td>
<td>Pass</td>
</tr>
<tr>
<td>8</td>
<td>7-4 : Source Rise Time</td>
<td>CK</td>
<td>75.00ps &lt; TRISE;</td>
<td>220.23ps</td>
<td>Pass</td>
</tr>
<tr>
<td>9</td>
<td>7-4 : Source Rise Time</td>
<td>D0</td>
<td>75.00ps &lt; TRISE;</td>
<td>208.34ps</td>
<td>Pass</td>
</tr>
<tr>
<td>10</td>
<td>7-4 : Source Rise Time</td>
<td>D1</td>
<td>75.00ps &lt; TRISE;</td>
<td>210.28ps</td>
<td>Pass</td>
</tr>
<tr>
<td>11</td>
<td>7-4 : Source Rise Time</td>
<td>D2</td>
<td>75.00ps &lt; TRISE;</td>
<td>223.47ps</td>
<td>Pass</td>
</tr>
<tr>
<td>12</td>
<td>7-4 : Source Fall Time</td>
<td>CK</td>
<td>75.00ps &lt; TFALL;</td>
<td>212.71ps</td>
<td>Pass</td>
</tr>
<tr>
<td>13</td>
<td>7-4 : Source Fall Time</td>
<td>D0</td>
<td>75.00ps &lt; TFALL;</td>
<td>219.38ps</td>
<td>Pass</td>
</tr>
<tr>
<td>14</td>
<td>7-4 : Source Fall Time</td>
<td>D1</td>
<td>75.00ps &lt; TFALL;</td>
<td>208.07ps</td>
<td>Pass</td>
</tr>
<tr>
<td>15</td>
<td>7-4 : Source Fall Time</td>
<td>D2</td>
<td>75.00ps &lt; TFALL;</td>
<td>254.07ps</td>
<td>Pass</td>
</tr>
<tr>
<td>16</td>
<td>7-8 : Max Duty Cycle</td>
<td>CK</td>
<td>-</td>
<td>-</td>
<td>Error</td>
</tr>
<tr>
<td>17</td>
<td>7-8 : Min Duty Cycle</td>
<td>CK</td>
<td>-</td>
<td>-</td>
<td>Error</td>
</tr>
</tbody>
</table>

**Waveform/Plot**

Source Eye Diagram : CK - D0

- Voltage (V)
- Time (s)
- Mask Test: PASS
- Mask Hits: 0
- Vswing: 957.60mV
- Tbit: 1.3537ns
- Data Jitter: 165ps
Automated Thunderbolt Tx Testing

Recommended Equipment

- DPO/DSA/MSO71604 (≥ 16 GHz BW)
- BSA125C (crosstalk source)
- Option DJA (DPOJET)
- Option TBT-TX (TekExpress)
- TF-TB-TPA-P (Plug fixture) & TBT-TPA-UH (port microcontroller)
Option TBT-TX
Compliance Automation Software

- Automates scope setup & compliance measurements per the Tek Thunderbolt MOI
- Fast test execution
  - Simultaneous two lane testing
  - Automated DUT state control for devices
- User-selectable tests
- Creates complete test report
Thunderbolt Transmitter Testing

**Step 1:** Select Measurement Setup

![Image of TekExpress Thunderbolt software interface showing DUT ID, Test Selection, Acquisitions, Preferences with options for DUT automation and test patterns]
Thunderbolt Transmitter Testing

- **Step 2:** Select Measurements
Thunderbolt Transmitter Testing

- **Step 3**: Configure Acquisitions
Thunderbolt Transmitter Testing

- **Step 4:** Start Tests and Generate Report
Test Challenge: De-Embedding Transmitter Compliance Testing

- Host/device compliance point at TP1 (mated plug/receptacle)
- De-embedding required to remove fixture effects
- S-Parameters are acquired from calibration fixture
Thunderbolt Fixture De-Embed results

<table>
<thead>
<tr>
<th>Description</th>
<th>Mean</th>
<th>Std Dev</th>
<th>Max</th>
<th>Min</th>
<th>p-p</th>
<th>Population</th>
<th>Max-cc</th>
<th>Min-cc</th>
</tr>
</thead>
<tbody>
<tr>
<td>Height1, Math1</td>
<td>370.29mV</td>
<td>0.0000V</td>
<td>370.29mV</td>
<td>370.29mV</td>
<td>0.0000V</td>
<td>1</td>
<td>0.0000V</td>
<td>0.0000V</td>
</tr>
<tr>
<td><strong>Current Acquisition</strong></td>
<td>370.29mV</td>
<td>0.0000V</td>
<td>370.29mV</td>
<td>370.29mV</td>
<td>0.0000V</td>
<td>1</td>
<td>0.0000V</td>
<td>0.0000V</td>
</tr>
<tr>
<td>Height2, Math3</td>
<td>405.59mV</td>
<td>0.0000V</td>
<td>405.59mV</td>
<td>405.59mV</td>
<td>0.0000V</td>
<td>1</td>
<td>0.0000V</td>
<td>0.0000V</td>
</tr>
<tr>
<td><strong>Current Acquisition</strong></td>
<td>405.59mV</td>
<td>0.0000V</td>
<td>405.59mV</td>
<td>405.59mV</td>
<td>0.0000V</td>
<td>1</td>
<td>0.0000V</td>
<td>0.0000V</td>
</tr>
<tr>
<td>TJ@BER1, Math1</td>
<td>19.175ps</td>
<td>0.0000s</td>
<td>19.175ps</td>
<td>19.175ps</td>
<td>0.0000s</td>
<td>1</td>
<td>0.0000s</td>
<td>0.0000s</td>
</tr>
<tr>
<td><strong>Current Acquisition</strong></td>
<td>19.175ps</td>
<td>0.0000s</td>
<td>19.175ps</td>
<td>19.175ps</td>
<td>0.0000s</td>
<td>1</td>
<td>0.0000s</td>
<td>0.0000s</td>
</tr>
<tr>
<td>TJ@BER2, Math3</td>
<td>17.304ps</td>
<td>0.0000s</td>
<td>17.304ps</td>
<td>17.304ps</td>
<td>0.0000s</td>
<td>1</td>
<td>0.0000s</td>
<td>0.0000s</td>
</tr>
<tr>
<td><strong>Current Acquisition</strong></td>
<td>17.304ps</td>
<td>0.0000s</td>
<td>17.304ps</td>
<td>17.304ps</td>
<td>0.0000s</td>
<td>1</td>
<td>0.0000s</td>
<td>0.0000s</td>
</tr>
</tbody>
</table>

Pass/Fail Summary: No pass/fail limits are currently selected.

Plot Images:

- Measurement Plot(s)
Test Challenge: Crosstalk
Measuring Bounded Uncorrelated Jitter (BUJ) is Critical

- Interconnect and board layout technology is advancing and the greatest area of focus is in reducing the insertion loss and Signal-to-Crosstalk ratio.
- The implications of complex channel interaction can be observed and identified by examining the type and amount of BUJ.
- There is a strong Cause–and-Effect relationship between Crosstalk and BUJ which often gets classified as Random if special steps are not observed.
BUJ in real time jitter analysis
BUJ in Thunderbolt example

### Legacy Decomposition

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>TJ@BER1, Math1</td>
<td>10.105ps</td>
</tr>
<tr>
<td>RJ1, Math1</td>
<td>506.04fs</td>
</tr>
<tr>
<td>PJ1, Math1</td>
<td>3.6968ps</td>
</tr>
<tr>
<td>DJ1, Math1</td>
<td>3.6968ps</td>
</tr>
<tr>
<td>NPJ1, Math1</td>
<td>881.89fs</td>
</tr>
<tr>
<td>TIE2, Math1</td>
<td>55.789fs</td>
</tr>
<tr>
<td>Rise Slew Rate1, Math1</td>
<td>9.2627V/ns</td>
</tr>
</tbody>
</table>

### New BUJ Decomposition

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>TJ@BER1, Math1</td>
<td>10.105ps</td>
</tr>
<tr>
<td>RJ1, Math1</td>
<td>506.04fs</td>
</tr>
<tr>
<td>PJ1, Math1</td>
<td>3.6968ps</td>
</tr>
<tr>
<td>DJ1, Math1</td>
<td>3.6968ps</td>
</tr>
<tr>
<td>NPJ1, Math1</td>
<td>881.89fs</td>
</tr>
<tr>
<td>TIE2, Math1</td>
<td>55.789fs</td>
</tr>
<tr>
<td>Rise Slew Rate1, Math1</td>
<td>9.2627V/ns</td>
</tr>
</tbody>
</table>

### Rise Slew Rate1, Math1

9.2627V/ns
DPOJET业内使用**最简单**的抖动测试工具

- “ONE Touch”一键式的软件设计思路，任何抖动测量，无需复杂的设定，一键完成测试
  - 自动选择示波器输入通道
  - 自动判断测试信号类型(clock或data)
  - 最优化完成示波器采集参数
  - 自动测试参考电平
  - 自动选择抖动项目(用户可定制)
  - 自动完成测量项目参数设定
  - 自动完成结果分析、图表生成

- “ONE Touch”一键式功能使得工程师摆脱枯燥的、繁琐、易错的参数设置环节，直接将测试结果呈现在工程师面前！
DPOJET业内测试内容**最丰富**的抖动测试工具

- 测试内容丰富多样，包括抖动、眼图和各种时序测量
- 支持各种测试标准、抖动分析模型
  - Tektronix专利的抖动分析模型
  - Dual Dirac抖动分析模型（PCIE2.0规范使用）
  - 标准定义模板以及用户自定义模板
- 最多可同时测试99个项目

<table>
<thead>
<tr>
<th>Partial List of Measurements</th>
</tr>
</thead>
<tbody>
<tr>
<td>Time Measurements</td>
</tr>
<tr>
<td>Amplitude Measurements</td>
</tr>
<tr>
<td>Crossover</td>
</tr>
<tr>
<td>Eye Diagram Measurements</td>
</tr>
<tr>
<td>Jitter Measurements</td>
</tr>
</tbody>
</table>
DPOJET测试举例—SSC测试

- **SSC (Spread Spectrum Clock)**
  - SSC目的是为了减小参考时钟对周围系统EMI的干扰，采用的人为将参考时钟进行FM调制，使其能量在一段频谱内平均，从而减小EMI。
  - 目前流行的高速总线中都采用了SSC的设计
  - SSC的测试要求考察调制的幅度以及频率是否满足规范要求

- **SSC测试**时，需要对DPOJET测量的抖动(clock/data period)进行低通滤波。如DisplayPort，滤波器是2阶、带宽1.98M的低通滤波器
Storage Timelines and Solutions Development

<table>
<thead>
<tr>
<th>Year</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>2008</td>
<td>Draft Spec 6G Release</td>
</tr>
<tr>
<td>2009</td>
<td>Gen 3- Silicon Phase</td>
</tr>
<tr>
<td>2010</td>
<td>6G Integration Phase</td>
</tr>
<tr>
<td></td>
<td>- Product Development</td>
</tr>
<tr>
<td></td>
<td>- SATA I0 Unified Test Definition 1.4</td>
</tr>
<tr>
<td></td>
<td>- First official testing of Gen3 products in June 2009</td>
</tr>
<tr>
<td>2011</td>
<td>6G Deployment Phase</td>
</tr>
<tr>
<td></td>
<td>- Commercial Gen3 product deployment.</td>
</tr>
<tr>
<td>2012</td>
<td>6G Integration Phase</td>
</tr>
<tr>
<td></td>
<td>- Draft Spec 6G Release</td>
</tr>
<tr>
<td>2013</td>
<td>8G (Spec 3.2) SATA-Express Deployment Phase</td>
</tr>
<tr>
<td></td>
<td>- Commercial product deployment.</td>
</tr>
<tr>
<td>2014</td>
<td>8G SATA-Express Integration Phase</td>
</tr>
</tbody>
</table>

Gen 2- Silicon Phase

- SCSI Trade Association Gen2 Plugfest (UNH IOL)
- STA test specification of SAS released.

Gen 3 (12Gb/Sec)- Silicon Phase

- 12G Deployment Phase
12G+ Design Problem: 1000mV, FFE, Crosstalk, DFE, 50mV

- Crosstalk and signal loss problems are the largest design challenge today.
- Significant advances in high tap count Decision Feedback Equalization are key to operating at 12G+.
NEW Measurement for Crosstalk/ISI Evaluation

- SAS3_EYEOPENING* Measurement for accurate analysis of ISI and crosstalk effects
- Provides measure of relative vertical eye opening after reference equalization

*Note, this measurement is similar to the SAS-2 Waveform Distortion Penalty (WDP) measurement but also includes Tx EQ in addition to DFE. The code was provided and distributed through the T10 Technical Committee and permission has been granted for Tektronix to reuse.

Source: 12-244r3
Test Challenge: Crosstalk
Measuring Bounded Uncorrelated Jitter (BUJ) is Critical

- Interconnect and board layout technology is advancing and the greatest area of focus is in reducing the insertion loss and Signal-to-Crosstalk ratio.

- The implications of complex channel interaction can be observed and identified by examining the type and amount of BUJ.

- There is a strong Cause–and-Effect relationship between Crosstalk and BUJ which often gets classified as Random if special steps are not observed.
SAS3_EYEOPENING provides 4 different metrics

1. **Relative Vertical Eye Opening**: A direct indication of how much margin there is after equalization
   - Takes into account un-compensable ISI and crosstalk
   - ISI and crosstalk broken down in report

2. **Main Cursor Amplitude**: A direct indication of the amplitude after equalization
   - Assumes 800 mVppd max. TX launch amplitude, unless data is captured

3. **Maximal FFE correction**: A direct indication of how much FFE correction is required by the transmitter
   - \( \text{Max}(|\text{Cpre/Ccntr,Cpost/Ccntr}|) \)

4. **Maximal DFE correction**: A direct indication of how much DFE correction is required by the receiver
   - \( \text{Max}(|\text{DFE/Main}|) \)

Source: T10/11-234r1
## SAS-3 PHY Transmitter Solution – Option SAS3

<table>
<thead>
<tr>
<th>Test0</th>
<th>Parameter</th>
<th>Conformance Min/Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>5.1.1</td>
<td>Maximum Noise During OOB IDLE</td>
<td>$&lt; 120$ mV</td>
</tr>
<tr>
<td>5.1.2</td>
<td>OOB Burst Amplitude</td>
<td>$&gt; 240$ mV</td>
</tr>
<tr>
<td>5.1.3</td>
<td>OOB Offset Delta</td>
<td>$+/- 25$ mV</td>
</tr>
<tr>
<td>5.1.4</td>
<td>OOB Common Mode Delta</td>
<td>$+/- 50$ mV</td>
</tr>
<tr>
<td>5.2.1</td>
<td>SSC Modulation Type</td>
<td>Center-, No- and Down-spreading</td>
</tr>
<tr>
<td>5.2.2</td>
<td>SSC Modulation Frequency</td>
<td>$30$ kHz $&lt;$ SSC$_{freq}$ $&lt;$ 33 kHz</td>
</tr>
<tr>
<td>5.2.3</td>
<td>SSC Modulation Deviation</td>
<td>$+/- 1000$ ppm (center), 0 ppm (no spread) or $+0/-1000$ ppm (down)</td>
</tr>
<tr>
<td>5.2.4</td>
<td>SSC DFDT</td>
<td>$850$ ppm/$\mu$s</td>
</tr>
<tr>
<td>5.3.1</td>
<td>Physical Link Rate Long Term Stability</td>
<td>$+/- 100$ ppm</td>
</tr>
<tr>
<td>5.3.2</td>
<td>Common Mode RMS Voltage</td>
<td>$&lt; 30$ mV</td>
</tr>
<tr>
<td>5.3.3</td>
<td>Common Mode Spectrum Mask Hits</td>
<td>Below Spectrum Limit Lines (0.1 to 6 GHz)</td>
</tr>
<tr>
<td>5.3.4</td>
<td>Peak to Peak Voltage</td>
<td>$850$ mV $&lt;$ Vpk-pk $&lt;$ 1200 mV</td>
</tr>
<tr>
<td>5.3.5</td>
<td>VMA</td>
<td>$&gt; 80$ mV</td>
</tr>
<tr>
<td>5.3.6</td>
<td>Rise Time</td>
<td>$&gt; 20.8$ ps</td>
</tr>
<tr>
<td>5.3.7</td>
<td>Fall Time</td>
<td>$&gt; 20.8$ ps</td>
</tr>
<tr>
<td>5.3.8</td>
<td>Random Jitter</td>
<td>$0.15$ UI (12.5 ps)</td>
</tr>
<tr>
<td>5.3.9</td>
<td>Total Jitter</td>
<td>$0.25$ UI (20.8 ps)</td>
</tr>
<tr>
<td>5.3.10</td>
<td>SAS3_EYEOPENING</td>
<td>$&gt; 55%$</td>
</tr>
<tr>
<td>5.3.11</td>
<td>Pre Cursor Equalization</td>
<td>$1$ V/V $&lt;$ R$_{pre}$ $&lt;$ 1.67 V/V</td>
</tr>
<tr>
<td>5.3.12</td>
<td>Post Cursor Equalization</td>
<td>$1$ V/V $&lt;$ R$_{post}$ $&lt;$ 3.33 V/V</td>
</tr>
</tbody>
</table>

### SAS3 12 Gb/s Tx Test Software

#### Common Mode Spectrum Measurement

![Common Mode Spectrum Measurement](image)
SAS-3 PHY Transmitter Solution – Option SAS3

- Automated transmitter validation for 12 Gb/s SAS physical layer specification
- Integrated SAS3_EYEOPENING measurement for accurate analysis of ISI and crosstalk effects and relative vertical eye opening after reference equalization
- Easily reconfigure existing measurements to create user-specified test parameters or test limits
- Multiple plots and measurement configurations provides a quick comparison of the same acquired data with different settings
- Simultaneous two lane testing of primary and secondary ports
- Detailed test reports with screenshots, setup details, and pass/fail limits
Beyond Compliance

- How much margin is there in my design?
- How many DFE/FFE taps are needed to meet the system budget?
- What is longest channel (cable/backplane) the system can tolerate?
- How does process/voltage/temperature affect device performance?
SDLA Overview

Receiver Equalization

- Embedding the compliance channel or probing at the RX pins often results in a “closed” eye
  - The goal is to see the signal *inside* the Rx where the decision 0 or 1 is made by the comparator (aka the “slicer”).

- SDLA allows the user to insert different Equalizers (CTLE, FFE, DFE), then observe at the ‘virtual’ Rx.

Enable RX Equalization …

… observe the eye opening.
SDLA Overview

- **Oscilloscope Source:** Waveform from probe/scope
- **De-embed Block:** Remove fixtures, cables or channel elements
- **Emphasis Block:** Add or remove emphasis
- **Embed Block:** Add channel elements
- **RX Model:** Clock Recovery, CTLE, FFE/DFE
- **Test Points:** Virtual probe points (TpA, TpB, etc)
- **Analyze:** Measurements, Eye Diagrams with DPOJET

*Complete visibility and analysis at multiple test points throughout the link*
SAS Receptacle Test Adapter

Sdd21 (1x Thru) => -3dB@26 GHz
Test Fixture De-embedding

- Why de-embed?
  - Tx measurements referenced to die (ET)
  - Improve margin with removal of fixture effects
- S-Parameters acquired from calibration fixture or model extraction
- Use inverse response to compensate for loss

<table>
<thead>
<tr>
<th></th>
<th>Before De-Embed</th>
<th>After De-Embed</th>
</tr>
</thead>
<tbody>
<tr>
<td>Eye Height</td>
<td>711 mV</td>
<td>770 mV</td>
</tr>
<tr>
<td>Rise Time</td>
<td>57</td>
<td>37</td>
</tr>
</tbody>
</table>
**Validate Equalizer**

**Analyze Raw Waveform**

- On the scope, use cursors to measure the low frequency content of the signal on the acquired waveform (Math 1)
- In this example the low frequency content of the waveform is approx. 615mV
Validate Equalizer
Analyze Waveform After CTLE

- Based on the CTLE that was applied, we expect a 60% attenuation in the low frequency content after the CTLE.
- This can quickly be verified, note the low frequency amplitude is approx. 240mV.
Validate Equalizer: Analyze DFE

- Both waveform and eye diagram views of the signal after DFE are available

- The example shows validating the effects of DFE on a scope waveform
  - DFE will open the eye by approx 2 times the tap value
  - High frequency signal before DFE is 126mV, and after 166mV, which is 2 times the tap value of 20mV
Complete System Visibility after Link Analysis

- After the waveform transformation is complete only SDLA/DPOJET provide simultaneous assessment of the signal at each point during the post processing stage to validate the effects.
Emerging Requirements

- As data rates increase, new requirements are necessary for link analysis tools
  - Removing effects of test equipment in the context of the users DUT
  - Measuring at the pins of the transmitter or receiver while removing reflections caused by impedance mismatch
  - Allowing modeling of the DUT in absence of S-Parameters
  - Accurate modeling of silicon specific equalization algorithms
  - Plots and visual tools to validate the model

- Contact your Tektronix Account Manager for more details on how Tektronix can address these needs…
Recommended Equipment

The following components are required for performing SAS12 Tx measurements:

- DSA/DPO/MSO70K(C/D) Series Oscilloscope with Opt. 5XL or higher (Min. 20 GHz BW, ≥25 GHz recommended*)
- DPOJET Advanced (DJA) - Prerequisite
- Option SAS3
- Test Fixtures:
  - TF-SAS-TPA-R SAS Gen3 Receptacle Adapter (drive form factor) or
  - TF-SASHD-TPA-R miniSASHD 12G SAS Receptacle (mini SAS HD 4i/x cables) or
  - Set of TF-SASHD-TPAR-P miniSASHD 12G SAS (Right Side) Plug and TF-SASHD-TPAL-P miniSASHD 12G SAS (Left Side) Plug (x8)
- PMCABLE1M or equivalent Phase Matched Cable Set (qty: 2)
Serial ATA PHY Validation
Basics of Serial ATA PHY Testing

Startup: • Configure • Calibrate

Validate: • Acquire • Analyze

Report: • Save data • Scorecard
SATA UTD 1.4 TSG-PHY/OOB Measurements

- Different test program and degrees of regression testing user selectable.
- Debug and diagnostic tools (Informative measurements)
- Updated SATA Gen3 measurements
  - New OOB patterns
  - TSG ECN additions
- DUT control a significant challenge
  - BIST-L (loopback) **required** for compliance
- AWG has a successful track record of DUT control
  - Initiates loopback while seamlessly transitioning to Tx/Rx testing
- 3rd party tools available (Drivemaster, serial port control)
Today, SATA is expanding in specialized low power, compact and high performance areas with BGA and SATA-Express Solutions recently approved by SATA-IO.
Enabling the New SATA Express Ecosystem

Desktop Connector Concept

Accept only a x2 PCIe, or a x1 PCIe cable

Accept a x2 PCIe, or a x1 PCIe, or two SATA cables

Keys that reject the SATA cables
Enabling the New SATA Express Ecosystem

Desktop Cables Concept

- SATA devices will coexist with next generation PCIe devices
- SATA cost/performance benefits
- Requires a connector that supports both PCIe and SATA
  - Allows a single motherboard (backplane) connector to support both interfaces
- HDD-compatible form factors to be defined for PCIe devices
  - Enables system-level mechanical compatibility
  - Preserves high-capacity storage

SATA-IO CabCon has been chartered to develop SATA compatible connectors and form factors for PCIe SSD/hybrid drives
SATA Express = PCIe PHY Layer

- Tx Test parameters
  - Voltage
  - Package Loss
  - Transmitter Equalization
  - Jitter

- NEW Ref Clock Spec definition
  - Independent Ref Clock model
  - 2nd Order transfer function for SSC harmonics attenuation
Clocking Architectures – PCIe vs. SATA

- **SATA**
  - Supports SSC
  - Embedded clock

- **PCIe**
  - Three different synchronization methods
    - Forwarded Ref clock
    - Data clocked Ref clock
    - Separate Ref clock

- **Client PCIe application**
  - no need for "refclk"*

* PCI-SIG proposal under review

Independent Ref clock model for SATA Express
Tektronix Solutions for SATA Express Measurements

- DPOJET-based SATA Express setup (requires option PCE3)
- Support for Base/CEM spec measurements
- Supports all versions of PCI Express and includes SATA Express PLL configurations
SATA Express Signal Access

- Recommend Luxshare-ICT Dual Port SAS fixtures (SFF-8482)
- Similar dimensions but different pinout
- For device testing use plug fixture (TF-4R21) to mate with SATAe plug
  - Both ports accessible (29 pin)
- For cable testing use receptacle fixture (TF-4P22) to mate with SATAe receptacle
  - Only port A is accessible (22 pin)

http://www.luxshare-ict.com/
Simplifying Design, Debug and Validation of MHL Signals
Tektronix is a Contributor Adopter for MHL CTS

Welcome MHL Adopters
BizLink Technologies, Inc.
www.bizlinktech.com
Cable Assemblies and Wiring Harnesses
Compal Electronics Inc.
www.compal.com
Electronics manufacturer of notebook computers and monitors
Explore Microelectronics, Inc.
http://www.epmi.com.tw
Fabless company developing high-speed interface ICs
Fairchild Semiconductor
www.fairchildevi.com
Delivers semiconductor solutions for power and mobile designs
Hosiden Corporation
www.hosiden.com
Manufactures and sells electronic components, electromechanical parts and LCD elements
Johnson Component and Equipment Co., Ltd.
www.jcecable.com
Cable Manufacturer
Niketech Electronic Corporation
www.niketech.com.tw
Provider of connectors for the electronics industry
Parade Technologies, Inc.
www.paradetech.com
Develops and supplies advanced and cost-effective high-speed display interface solutions
Sumitomo Electric Industries, Ltd.
global-sei.com
Designs, manufactures and sells cable and components and advanced electronic devices
Sunplus Technology Co., Ltd.
www.sunplus.com
Provider of multimedia IC solutions
Sure-Fire Electrical Corporation
www.sure-fire.com.tw
Global OEM/ODM supplier of cables, connectors and devices
Synopsys
www.synopsys.com
Provider of electronic design automation (EDA) software, IP and services
Tektronix
www.tek.com
Test, measurement and monitoring solutions
YFC-BonElea Eagle Electric Co., Ltd.
www.cables.com.tw
Manufactures power cord sets, LAN cable, patch cords and networking accessories
MHL Introduction

- Mobile HD Link (MHL) technology is a low pin count HD audio and video interface that connects portable electronics devices such as mobile phones, digital cameras, camcorders and portable media players, to HDTVs.
- The technology allows mobile devices to output digital 1080 Full HD resolution via the existing mobile connector without the real estate and cost of another dedicated video connector.
- Together with an MHL-to-HDMI bridge, the MHL-enabled mobile device becomes a fully compliant HDMI source and can connect to the television’s standard HDMI input port.
MHL Signal Complexity

- MHL Consortium was formed in Sept 2009 with the following founding members:
  - NOKIA
  - SAMSUNG
  - Silicon Image
  - Sony
  - Toshiba

- The Specification 1.1 version was announced in Q1 2011 and Specification 1.2 in Feb 2012.

The Consortium released CTS 1.1 version in June 2011. CTS 1.2 is just announced.

**COMPLETE TEKTRONIX SOLUTION APPROVED** in CTS1.1 and CTS 1.2.

- Tektronix is a Contributor adopter and actively involved in defining the CTS.
MHL Compliance Software for Automated Tx Tests: Option MHD
Tektronix MHL Solution

- DPO/DSA/MSO 70804B/C Series Real Time Oscilloscope with BW ≥ 8GHz
- MHL Compliance Software – Option MHD
- Innovative MHL Protocol Software from Third party – TEK-PGY-MHL-PA-SW
- Probes – P7313SMA (two) and P7240 (one)
- MHL Test Fixture – Available from Tektronix.
- AWG7122C with Opt 01,02 or 06 and 08 for the innovative direct Synthesis based MHL Rx/Dongle testing.
- AWG7122C based Sink and Dongle Protocol tests (manual method)
- C-Bus Sink and Source board is needed and is available from Simplaylabs
- DSA8200 or Equivalent with 80E03/80E04 and I-Connect Software for MHL cable testing (performed manually using MOIs)

Please contact local Tektronix account managers for further details.
Innovative MHL Protocol Analyzer Solution

Introducing Tektronix’ MHL Protocol Solution
Tektronix MHL Protocol Analyzer
Tektronix MHL Protocol Analyzer: Seamless PHY and Link Layer Testing
Tektronix MHL Protocol Analyzer

[Image of protocol analysis software interface]
28G工用高速串行数据链路Rx/Tx测试

泰克
Rx/Tx测试挑战

- **挑战.**
  - 多种25 Gb/s - 28 Gb/s标准(IEEE802.3ba 100GBASE-＊R, OIF CEI VSR, MSR, 32GFC)要求200 fs级测量和300 fs级系统BERT+Scope信号，以检验电接口单元和光接口单元(RX和TX)的性能

- **建立迎接主要挑战的解决方案**
  - 全面的基于电接口和基于光接口的测试解决方案要求仪器同时跨越采样示波器技术和BERT技术，以确保规范要求的超低数值，如100GBASE-LR4规范第87节
100 Gb/s TX物理层测试

- 挑战: 准确复现实际信号特点
  - 28 Gb/s的三阶谐波是42 GHz; 希望实现50 GHz
  - 动态范围：VECP要求50 dBm的动态范围

- 挑战: 光接口和电接口信号上的抖动
  - <100到<200 fs成分指标
  - 300 fs电接口系统指标
  - 400 fs光接口系统指标

- 挑战: 并发捕获电接口信号和光接口信号
  - 内置光电转换系统
  - 光接口信号的BER轮廓测试和物理层检验
以太网：40GBASE-LR4, 100GBASE-LR4/ER4测量

与10GBASE-*R单模光学系统类似
新规定的内容有：
19.34 GHz光学参考接收机; 10 MHz PLL LBW时钟恢复模板 – 802.3ae成比例版本。泰克以文件方式提供25和28 Gb/s新模板
模板 – 命中率0.005%; 在示波器数学运算中计算 (详情请联系泰克公司)
TDP, 发射机色散代价: 与802.3ae类似

100GBase-LR4模板测试
DSA8300 & 80C10C-F1
参考接收机
抖动测量使用 - J2, J9和10^-15的BER:

标准采用J2 和 J9 抖动测量
测量数据用来定义压力眼图，用于nPPI相关测量
下面讨论了这些测量。
抖动方法：J2和J9抖动 - J2

- IEEE 802.3ba要求J2和J9抖动测量，J2和J9定义如下：

IEEE 802.3ba 86.8.3.3.1 J2抖动

J2 抖动定义为包括 $10^{-2}$ 以外所有抖动分布的时间间隔，其为抖动直方图0.5%处到99.5%处的时间间隔。这可以使用示波器测量，或者如果通过绘制BER随判定时间变化曲线测量，那么J2是BER等于 $2.5 \times 10^{-3}$ 的两点之间的时间间隔。示波器直方图应包括至少10,000次命中，应在大约1%的信号幅度上获得。测试码型是PRBS31, Scrambled Idle或实时业务。
抖动方法：J2和J9抖动 – J9

IEEE 802.3ba 86.8.3.3.2 J9抖动

J9 抖动定义为包括 $10^{-9}$ 以外所有抖动分布的时间间隔。如果通过绘制BER随判定时间变化曲线测验量，那么J9是BER等于 $2.5 \times 10^{-10}$ 的两点之间的时间间隔。测试码型是PRBS31 或Scrambled Idle。
BERTScope作为信号源与DSA8300采样示波器作为示波器的组合

- 标准面临的挑战。
  - 器件检定要求需要精密的200fs级Tx测量成为主流，Rx检定需要类似的低抖动激励信号。除电接口验证外，光接口测试对检验100G系统的性能也至关重要。

- 我们有哪些解决方案、产品或应用可以解决主要挑战
  - 泰克拥有基于电接口和光接口的完善的解决方案，涵盖了采样示波器和BERTScope系列。

### Conditions of stressed receiver sensitivity test

<table>
<thead>
<tr>
<th>Vertical eye closure penalty/each lane</th>
<th>1.8</th>
<th>3.5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Stressed eye J2 Jitter/each lane</td>
<td>0.3</td>
<td></td>
</tr>
<tr>
<td>Stressed eye J9 Jitter/each lane</td>
<td>0.47</td>
<td></td>
</tr>
</tbody>
</table>
抖动方法：J2和J9抖动
示波器测量工具：80SJNB

- **80SJNB**，适用于采样示波器的优秀抖动工具，由于采样示波器的低噪声和抖动本底，可以以优异的结果测量和分解抖动。
- 提供了所有PJ, RJ, DDJ, DCD, Dual Dirac模型, PWS, TJ, 和2, J9, 以及噪声成分。
- 全面分析要求被分析数据短的、可重复的码型。
- 在没有为J2和J9测量提供这种码型时，就需要一种不同的方法。

小结：80SJNB中的分析功能：优秀的抖动工具，但要求码型。
80SJARB: 80SJNB配套工具: 在信号是PRBS31, 随机数据时是一种采样抖动工具

80SJARB应用软件

80SJARB 测量随机数据上的抖动及长码型(如PRBS31)，报告:

J2
J9

DJδδ, RJδδ, (Dual Dirac)

TJ @ BER= 10^{-12}抖动

Source: MATH1
Bit Time: 166.6ps
Hits: 2476350

J2 = 124.9ps
J9 = 155.9ps
TJ(1e-12) = 160.8ps
RJ(d-d) = 2.968ps
DJ(d-d) = 119.0ps
谢谢！