


# PCI Express 3.0 Testing Approaches for PHY and Protocol Layers






# Agenda

- Introduction to PCI Express 3.0
  - Trends and Challenges
- Physical Layer Testing Overview
  - Transmitter Design & Validation
  - Transmitter Compliance
  - Receiver & Summary of Tools for PCIe PHY Testing
- Protocol
  - Planning probe access
  - Time to confidence
  - Information density
    - Applications
- Summary

# PCI Express 3.0 Technology Timeline



Presentation Content based on  
.9 Base Specification Draft and  
.7 CEM Specification Draft

**Tektronix Involved in PCIe EWG, CEM, and Serial Enabling Working Groups**

# PCI Express 3.0 Trends and Implications

PCI  
EXPRESS®





## *Industry/Technology Trends*

- Data transfer rates continue to increase: 2.5 ➔ 5 ➔ 8 GT/s
- 128b/130b encoding
- Backwards interoperability
- Energy efficiency (Lower mW/Gb/s)

## *Implications*

- Greater system complexity increases the engineering challenge
- Higher data rate signals have less margin – requires de-embedding
- Crosstalk, skew, noise and attenuation more significant
- Link training and power management continue to be the most difficult challenges

# High Speed Serial Test Challenges







# Agenda

- Introduction to PCI Express 3.0
  - Trends and Challenges
- Physical Layer Testing Overview
  - Transmitter Design & Validation
  - Transmitter Compliance
  - Receiver & Summary of Tools for PCIe PHY Testing
- Protocol
  - Planning probe access
  - Time to confidence
  - Information density
    - Applications
- Summary

# What's New for PCI Express Gen 3.0

- Double bandwidth (8GT/s with 128b/130b) while using traditional circuit board (FR-4)
- Requires de-embedding measurements to Tx pins, specifies breakout and replica channels.
- Large channel losses require Tx and Rx equalization
  - Tx equalization- Defined pre-shoot and de-emphasis Presets
  - Rx equalization– behavioral CTLE & DFE
- New jitter separation algorithms



# Transmitter Design & Validation

PCI Express



**Tektronix®**



# PCIe 3.0 Base Spec Transmitter Voltage and Jitter Measurements

- Base Spec Measurements defined at the pins of the transmitter
- New Jitter Measurements are defined for PCIe 3.0

Table 4-3: 8.0 GT/s Tx Voltage and Jitter Parameters

Symbol	Parameter	Value	Units	Notes
$V_{TX-FS-NO-EQ}$	Full swing Tx voltage with no TxEq	1200 (max) 800 (min)	mVPP	Note 1
$V_{TX-RS-NO-EQ}$	Reduced swing Tx voltage with no TxEq	1200 (max)	mVPP	Note 1
$V_{TX-EIEOS-FS}$	Min swing during EIEOS for full swing	250 (min)	mVPP	Note 2
$V_{TX-EIEOS-RS}$	Min swing during EIEOS for reduced swing	232 (min)	mVPP	Note 2
$T_{TX-UTJ}$	Tx uncorrelated total jitter	31.25 (max)	ps PP @ $10^{-12}$	
$T_{TX-UDJDD}$	Tx uncorrelated deterministic jitter	12 (max)	ps PP	
$T_{TX-UPW-TJ}$	Total uncorrelated PWJ	24 (max)	ps PP @ $10^{-12}$	Notes 3,4
$T_{TX-UPW-DJDD}$	Deterministic DjDD uncorrelated PWJ	10 (max)	ps PP	Note 3,4
$T_{TX-DDJ}$	Data dependent jitter	15 (max)	ps PP	Note 4.
$ps21_{TX}$	Pseudo package loss	-4.0 (min)	dB	PP ratio of 64 ones/64 zeroes pattern vs. 0101 pattern. No Tx equalization. Note 5
$V_{TX-BOOST-FS}$	Tx boost ratio for full swing	8.0 (min)	dB	Assumes $\pm 1.5$ dB tolerance from diagonal elements in Figure 4-6.
$V_{TX-BOOST-RS}$	Tx boost ratio for reduced swing	2.5 (min) 4.5 (max)	dB	Assumes $\pm 1.0$ dB tolerance from diagonal elements in Figure 4-6.
$EQ_{TX-COEFF-RES}$	Tx coefficient resolution	1/24 (max) 1/63 (min)	N/A	

# New PCIe 3.0 Jitter Measurements

- Uncorrelated Total Jitter and Uncorrelated Deterministic Jitter
  - Uncorrelated jitter is not mitigated by Tx or Rx equalization and represents timing margin that cannot be recovered with equalization.
  - Data Dependent Jitter is determined by averaging from a repeated compliance pattern
  - Uncorrelated Jitter derived after removing Data Dependent Jitter
  - Construct the bathtub curve in Q scale
  - Estimate Total Jitter with Q Scale extrapolation




Figure 4-10: Relation Between Data Edge PDFs and Recovered Data Clock




Figure 4-11: Derivation of  $T_{TX-UTJ}$  and  $T_{TX-UDJDD}$

## New PCIe 3.0 Jitter Measurements (cont'd)

- Uncorrelated Total and Deterministic PWJ
  - Long lossy channels cause single pulses to be attenuated
  - ISI contributions need to be removed to determine PWJ
  - Calculate the edge to edge Jitter
  - Construct the bathtub curve in Q scale
  - Estimate Total Jitter with Q Scale extrapolation




Figure 4-12: PWJ Relative to Consecutive Edges 1 UI Apart





Figure 4-13: Definition of  $T_{TX-UPW-DJDD}$  and  $T_{TX-UPW-TJ}$

# Transmitter Characterization


- Tx measurements referenced to pins but can only access TP1
- Extract replica channel transfer function (S-Parameter)
- Acquire signals at TP1 then mathematically remove channel effects



# De-embedding

Removal of signal impairment caused by selected known part of the circuit.  
Measurement setup often known – i.e., a fixture.




- When impacts does the test fixture add?
- What does the signal look like at the Tx, without the fixture?



- ▶ Measure the Fixture (with TDR, VNA, etc) and capture the network's parameters (e.g. as a S parameter touchstone file)
- ▶ In the oscilloscope Import the S parameter file, view the waveform as it was at the source.

# Probing and Signal Access


- Typically used when a signal needs to be measured and no SMA or RF connector is available
- Debug
  - Require a quick way to check that signals are present
  - Solder tips can be used for a more permanent connection for troubleshooting
- Validation and Compliance Testing
  - Chip to chip buses



# Tektronix' Solutions for PCIe 3.0 Base Spec Testing

Available Today

- Channel Embedding / De-embedding support with (Serial Data Link Analysis) Software
- TX Voltage  $V_{TX-FS-NO-EQ}$  and  $V_{TX-RS-NO-EQ}$  Measurements available today in DPOJET
- 20Ghz Real-Time Oscilloscope and Probes for Fifth Harmonic Capture



Tektronix DPOJET PCIe 3.0 SW



# Transmitter Compliance

PCI Express



**Tektronix®**



# CEM Specification Add-In Card Transmitter Testing

- TX measurements based on one preset value (assumption is the best preset will be used for compliance)
- Measurements taken after RX Equalization using the Compliance Base Board
- Voltage Measurements on Both Transition and Non-Transition Bits at a BER of  $10^{-6}$
- Eye Width Measurements taken with a sample of at least  $10^6$  UI and Eye opening is computed at  $10^{-6}$

Preset Number	preshoot (dB)	de-emph (dB)	C <sub>-1</sub>	C <sub>+1</sub>
P4	0.0	0.0	0.000	0.000
P1	0.0	-3.5 ±1 dB	0.000	-0.167
P0	0.0	-6.0 ±1.5 dB	0.000	-0.250
P9	3.5 ±1 dB	0.0	-0.166	0.000
P8	3.5 ±1 dB	-3.5 ±1 dB	-0.125	-0.125
P7	3.5 ±1 dB	-6.0 ±1.5 dB	-0.100	-0.200
P5	1.9 ±1 dB	0.0	-0.100	0.000
P6	2.5 ±1 dB	0.0	-0.125	0.000
P3	0.0	-2.5 ±1 dB	0.000	-0.125
P2	0.0	-4.4 ±1.5 dB	0.000	-0.200
P10	0.0	-9.5 ± 1.5 dB	0.000	-0.333

Va	Vb	Vc
1.000	1.000	1.000
1.000	0.668	0.668
1.000	0.500	0.500
0.668	0.668	1.000
0.750	0.500	0.750
0.800	0.400	0.600
0.800	0.800	1.000
0.750	0.750	1.000
1.000	0.750	0.750
1.000	0.600	0.600
1.000	0.333	0.333



Table 4-13: Add-in Card Transmitter Path Compliance Eye Requirements at 8 GT/s



Parameter	Min	Max	Unit	Comments
V <sub>TXA</sub>	18	1200	mV	Notes 1, 2, 4
V <sub>TXA_d</sub>	18	1200	mV	Notes 1, 2, 4
T <sub>TXA</sub>	37.5		ps	Notes 1, 3, 4

# CEM Specification System Transmitter Testing

- Same methodology as Add-In Card Testing, but uses the dual port method (clock and data)
- Measurements taken after RX Equalization using the Compliance Load Board
- Voltage Measurements on Both Transition and Non-Transition Bits at a BER of  $10^{-6}$
- Eye Width Measurements taken with a sample of at least  $10^6$  UI and Eye opening is computed at


Table 11.10 System Board Transmitter Pair Compliance Eye Requirements at 8 GT/s

Parameter	Min	Max	Unit	Comments
$V_{TXS}$	21	1200	mV	Notes 1, 2, 4
$V_{TXS_d}$	21	1200		Notes 1, 2, 4
$T_{TXS}$	37.5		ps	Notes 1, 3, 4




# Receiver Equalization

- PCIe Gen 3.0 uses Transmitter De-emphasis plus RX CTLE and Dfe
- What would the signal look like inside the receiver after equalization?



- Link analysis with Continuous Time Linear Equalizer (CTLE) or Decision Feedback (DFE) Equalizers
- Three DFE modes
  - Coefficients values adapted based on measured data- Auto adapt taps
  - Coefficient values adapted based on existing taps- Adapt from current taps
  - Do not adapt
- *Slicer controls and training sequence support*




FFE/DFE <input checked="" type="checkbox"/>					
FFE Taps	<input type="text" value="0"/>	DFE Taps	<input type="text" value="3"/>	PLL Type	<input type="radio"/> 1 <input checked="" type="radio"/> 2
Sample/bit	<input type="text" value="1"/>	Amplitude (V)	<input type="text" value="0.15"/>	PLL BW (MHz)	<input type="text" value="3.6"/>
Ref Tap	<input type="text" value="1"/>	Threshold (V)	<input type="text" value="0.0"/>	PLL Damp	<input type="text" value="0.7"/>
Use trainSeq	<input type="checkbox"/>	Autoset Voltages	<input checked="" type="checkbox"/>	Clk Delay (ps)	<input type="text" value="0.0"/>
<input checked="" type="radio"/> Auto adapt taps <input type="radio"/> Adapt from current taps <input type="radio"/> No adapt					

# Tektronix' Solutions for PCIe 3.0 CEM Testing

Available Today

- Receiver Equalization support for CTLE and DFE with SDLA (Serial Data Link Analysis) Software
- Measurements available today in DPOJET




# Summary of Tektronix Tools for PCIe Testing




## **TDR/TDT/IConnect for Serial Data Network Analysis**

- 50 GHz TDR/TDT system and S-Parameter measurements, highly accurate impedance and loss measurements
- Up to 1M record length



## **Real-Time Oscilloscope and Analysis Tools**

- Transmitter Validation, Debug, Compliance, and Receiver Calibration
- “Complete Link” – channel embedding/de-embedding, equalization (CTLE/DFE) with SDLA
- CEM and Base Spec Measurements with DPOJET and TekExpress
- TriMode Differential probes – 20GHz to the probe tip





## **Receiver Stress Generation**

- Flexibility to support all signal impairments required for jitter tolerance testing
- Model real-world complexities of SSC profiles to avoid system interoperability issues

# Digital Validation And Debug

*Logic layer validation*








# Agenda

- Introduction to PCI Express 3.0
  - Trends and Challenges
- Physical Layer Testing Overview
  - Transmitter Design & Validation
  - Transmitter Compliance
  - Receiver & Summary of Tools for PCIe PHY Testing
- Protocol
  - Planning probe access
  - Time to confidence
  - Information density
    - Applications
- Summary

# Testing Challenges with PCI Express 3.0



## Transaction Layer

- Creates Request/Completion Transactions
- Messaging
- TLP Flow Control

## Data Link Layer

- Flow control information
- Data Integrity, Error Checking/Correction
- Calculates/Check TLP Sequence Number
- Calculate/Check CR

## Physical Layer – Logical Sub Block

- Link Initialization and Training
- Distribution of packet information over multiple lanes
- Power management and link power state transitions



## Physical Layer – Electrical Sub Block

- Transmitter Signal Quality and Ref Clock Testing
- Receiver Testing
- Interconnect Testing
- PLL Loop BW



# Challenges Selecting Tools for PCI Express 3.0


- Planning probe access
  - Accessing PCIe3 signals
  - Assessing probing impact
  - Probing flexibility
- Time to confidence
  - Automating setup
  - Recovery options
  - Powerful triggering
  - Wide acquisition window
- Information density
  - Four (4) different data visualizations that provide views dedicated to different types of investigations:
    - Summary statistics window
    - Transaction window
    - Listing window
    - Waveform window
- Applications
  - Transaction Window – Intro
  - Transaction Window – Normal Traffic
  - Transaction Window – Transaction Error
  - Transaction Window – Physical Layer
  - Summary Profile Window



# Challenges Selecting Tools for PCI Express 3.0

- Planning probe access
  - How access PCIe3 signals?
    - Is there a probe design guide available showing a variety of probing access?
    - Does it include mechanical KOV (Keep Out Volume) info?
    - Are PCB CAD symbols available for their midbus footprints?
    - Is probing available for legacy PCIe2 midbus footprints?
    - Is there a probe available that I can solder-down as a last resort?
  - How assess the probing impact?
    - How is the PCIe3 signal recovered without breaking the link?
    - What is the maximum PCIe3 channel length supported?
    - Are electrical load models of all probes available for computer simulation?
  - How flexible is the probing?
    - How long are the probe cables?
    - Can I reconfigure my PCIe3 probe channels if there are layout errors?

# Primary Debug Challenges When Implementing PCIe 3.0



## Probing Access

- Midbus vs interposer vs solder-down
- Need to compensate for Tx de-emphasis
- Need to compensate for channel loss
- Need to compensate for reflections

## Link training

- Multi-lane systems  
x1, x4, x8, x16
- Dynamic speed negotiations  
2.5 GTs → 5 GTs → 8 GTs  
2.5 GTs → 8 GTs
- Dynamic link width changes  
x16 → x8 → x4 → x1

## Active State Power Management (ASPM)

- Power Management:  
Electrical Idle Entry and Exit for power savings (L0 → L0s → L0)
- Dynamic link width and link speed changes depending on data bandwidth requirements



## Total System Visibility

- Critical cross bus dependencies increase with speed
- Flow Control
- Time-correlated visibility across multiple buses
- Signal access across the entire system

***Link training and power management continue to be the most difficult challenges!***

# Challenges Selecting Tools for PCI Express 3.0

- Planning probe access
  - Accessing PCIe3 signals
  - Assessing probing impact
  - Probing flexibility
- Time to confidence
  - Automating setup
  - Recovery options
  - Powerful triggering
  - Wide acquisition window
- Information density
  - Four (4) different data visualizations that provide views dedicated to different types of investigations:
    - Summary statistics window
    - Transaction window
    - Listing window
    - Waveform window
- Applications
  - Transaction Window – Intro
  - Transaction Window – Normal Traffic
  - Transaction Window – Transaction Error
  - Transaction Window – Physical Layer
  - Summary Profile Window




# Challenges Selecting Tools for PCI Express 3.0

- Time to confidence
  - Does the analyzer automatically configure?
    - Are there real-time statistics that show bus utilization, link width, etc. so that I can get an overall indication of the link health?
    - Does the GUI show the health of each lane?
    - Are there front-panel LEDs that show me the status of the link?
  - What options do I have if I can't get the analyzer to automatically configure?
    - Is there an option to use my oscilloscope so that I can see whether my signal meets the input requirements or whether the probe is inoperable?

# PCIe3 Setup Window


Additional key hardware settings (filtering, triggering) easily accessed

Auto-training, auto-tracking as well as manual modes



Configuration screen reflects front-panel LED lane status



Module "wires" itself automatically based on observing signals yet allows user to adjust wiring





# Challenges Selecting Tools for PCI Express 3.0

- Planning probe access
  - Accessing PCIe3 signals
  - Assessing probing impact
  - Probing flexibility
- Time to confidence
  - Automating setup
  - Recovery options
  - Powerful triggering
  - Wide acquisition window
- Information density
  - Four (4) different data visualizations that provide views dedicated to different types of investigations:
    - Summary statistics window
    - Transaction window
    - Listing window
    - Waveform window
- Applications
  - Transaction Window – Intro
  - Transaction Window – Normal Traffic
  - Transaction Window – Transaction Error
  - Transaction Window – Physical Layer
  - Summary Profile Window



# Challenges Selecting Tools for PCI Express 3.0

- Information density
  - How powerful is the triggering?
    - Can I trigger on ordered sets or packet types?
    - Can I trigger on errors, e.g., loss of framing, illegal sync characters?
  - How wide is the acquisition time window?
    - Can I control what gets stored?
    - How fast can I access and move around within the acquisition record?
  - What information do each of the data windows provide?
    - **Summary Profile** (Statistics) - *Acquisition summary statistics* based view of protocol elements (distribution of protocol elements across acquisition)
    - **Transaction** - *Link* based behavior of protocol elements (transactions, packets, fields, ordered sets)
    - **Listing** - *Lane* based behavior of protocol elements (symbols, tokens, ordered sets, DLLPs, TLPs)
    - **Waveform** - *Time* based view of the data on each lane
  - Can I correlate data from my PCIe3 bus with other buses (e.g., DDR3) and see it all on a single display?



# PCIe3 Trigger Window

State 1

Description

Clause 1

if

TLP = Any TLP

On Downstream Occurs Times

And Anything

Then

Trigger All Modules

Define TLP

Name: MRd[Lk] (64) - Any MRd or MRdLk with 64-bit Address

	+0								+1								+2								+3							
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0>	R								R								T	D	E	P					Attr	AT						
	X	01							X								X	X	X	X	XX	XX										
	MRd[Lk] (64)																															
4>	Bus								Dev								Func								Tag							
	XX								XX								X								XX							
8>	Addr[63:32]																															
	XXXXXXXX																															
C>	Addr[31:2] accepts 32-bit address																R															
	XXXXXXXX																XX															

Close

Packet level triggering

8 states

8 packet recognizers

4 symbol sequence recognizers


4 counter/timers

4 event flags

Real-time filtering

Pre-defined  
trigger  
templates  
(trigger on any  
field within packet)

# Summary Profile Window (1/2)



"At a glance" review of sparklines (divides acqmem into 100 slices or centiles) provides key information such as health and behavior of bus

1 or more Links

Summary statistics

Trace elements view

Each protocol element represented with its statistics


1<sup>st</sup> occurrence hyperlink

LTSSM view

Real-time statistics view (utilizes module acquisition HW)

Region markers

# Summary Profile Window (2/2)



Visually see training occur by recognizing patterns. For example, can see electrical idle (gap in SKP) followed by training (TS1 & TS2).

1

Transaction stitching shows packets participating in transaction – or incomplete transactions as errors – mouse over shows time – arrowheads/squares filled or not based upon completion

Toolbar  
(Search, filter,  
display  
management)

Status bar & access to “Summary Profile Window”

Each row of the Packet View pane represents a single packet

PHY layer info  
(shows sub-  
packet info  
such as  
ordered sets –  
view in more  
detail in Listing  
Window)

Config  
Links

BEV  
(Bird's Eye  
View)

Flow control  
credit  
tracking

Packet pane to view fields (can simultaneously open multiple packets)

Transaction 1

time – arrowheads/squares filled or not based upon

TLA Timestamp	Component 0	Component 1	Component 2	Component 3
56:169:423			MRd(32-bit)	
56:169:971			MRd(32-bit)	
56:170:523			MRd(32-bit)	
56:171:71			MRd(32-bit)	
56:172:686			MRd(32-bit)	
56:173:226			MRd(32-bit)	
56:173:770			MRd(32-bit)	
56:174:862			MRd(32-bit)	
56:175:414			MRd(32-bit)	
56:175:608	CplD		Ack	
56:175:885			MRd(32-bit)	
56:175:953			MRd(32-bit)	
56:176:505			MRd(32-bit)	

☐ Perform CRC View Summary

TLA Timestamp	Link	PacketType	Fmt	TC	TD	Length	HdrFC	DataFC	AckNak		
56:172:686	+ Port 9 Dn	MRd (32 Bit Mode)	0	0	0	2					
56:173:166	+ Port 9 Dn	Ack							a41		
56:173:226	+ Port 9 Dn	MRd (32 Bit Mode)	0	0	0	3					
		Fmt	TLP Type		R1	TC	R2	Attr1	R3	TH	TD
		0	0		0	0	0	0	0	0	0
		Requester ID									
		38									
		Address[31:2]									
		2E402752									
		LCRC									
		3D8A30D9									
56:173:710	+ Port 9 Dn	Ack							a42		
56:173:770	+ Port 9 Dn	MRd (32 Bit Mode)	0	0	0	3					
56:174:302	+ Port 9 Up	UpdateFC-NP					c3	bd2	a49		
56:174:430	+ Port 9 Up	Ack									
56:174:514	+ Port 9 Up	CplD	2	0	0	3					
56:174:750	+ Port 9 Dn	UpdateFC-P					30	d8			
56:174:766	+ Port 9 Dn	UpdateFC-NP					30	8			
56:174:798	+ Port 9 Dn	Ack							a44		
56:174:846	+ Port 9 Up	UpdateFC-NP					c4	bd2			
56:174:862	+ Port 9 Dn	MRd (32 Bit Mode)	0	0	0	3					
56:174:982	+ Port 9 Up	Ack							a4a		
56:175:66	+ Port 9 Up	CplD	2	0	0	3					
56:175:358	+ Port 9 Dn	Ack							a45		
56:175:399	+ Port 9 Up	UpdateFC-NP					c5	bd2			
56:175:414	+ Port 9 Dn	MRd (32 Bit Mode)	0	0	0	2					
56:175:526	+ Port 9 Up	Ack							a4b		

TEKTRONIX CONFIDENTIAL



# Transaction Window (2/3)

Transaction stitching shows packets participating in transaction

Toolbar  
(Search, filter,  
display  
management)

Status bar &  
access to  
"Summary  
Profile  
Window"

Config  
Links

BEV  
(Bird's Eye  
View)

Color-coding  
to distinguish  
normal traffic  
from error  
conditions

Flow control  
credit  
tracking

Packet pane to  
view fields (can  
simultaneously  
open multiple  
packets)

PHY layer info  
(shows sub-  
packet info  
such as  
ordered sets –  
view in more  
detail in Listing  
Window))

Transaction 1

Cursor 1 to Cursor 2 = 4 ns

TLA Timestamp	Component 0	Component 1	Component 2
0:7:935		MRd(32-bit)	
0:9:357		MRd(32-bit)	
0:9:381		MRd(64-bit)	
0:9:405		MRdLk(32-bit)	
0:9:429		MRdLk(64-bit)	
0:9:452	MRd(32-bit)	MWrr(32-bit)	
0:9:475	MRd(64-bit)	MWrr(64-bit)	
0:9:499	MRdLk(32-bit)		
0:9:523	MRdLk(64-bit)		
0:9:548	MWrr(32-bit)		

Perform CRC View Summary

TLA Timestamp	Link	PacketType	Fmt	TC	TD	Length	HdrFC	DataFC	AckNak
0:8:118	+ SA 1_Up	Vendor Specific							
0:8:166	+ SA 1_Up	Custom 3 DW TLP	0	0	0	307			
0:8:237	+ SA 1_Dn	Custom 3 DW TLP	0	0	0	307			
0:8:334	+ SA 1_Up	Custom 3 DW TLP	0	0	0	307			
0:9:97	+ SA 1_Dn	Nak							0
0:9:113	+ SA 1_Dn	PM_Enter_L1							
0:9:130	+ SA 1_Dn	PM_Enter_L23							
0:9:146	+ SA 1_Dn	PM_Active_State_Request_L1							
0:9:162	+ SA 1_Dn	PM_Request_Ack							
0:9:177	+ SA 1_Up	Ack							0
0:9:177	+ SA 1_Dn	Vendor Specific							
0:9:193	+ SA 1_Up	Nak							0
0:9:193	+ SA 1_Dn	InitFC1-P					0	0	
0:9:208	+ SA 1_Up	PM_Enter_L1							
0:9:208	+ SA 1_Dn	InitFC1-NP					0	0	
0:9:223	+ SA 1_Up	PM_Enter_L23							
0:9:223	+ SA 1_Dn	InitFC1-Cpl					0	0	
0:9:239	+ SA 1_Up	PM_Active_State_Request_L1							
0:9:239	+ SA 1_Dn	InitFC2-P					0	0	
0:9:256	+ SA 1_Up	PM_Request_Ack							
0:9:256	+ SA 1_Dn	InitFC2-NP					0	0	
0:9:272	+ SA 1_Up	Vendor Specific							
0:9:272	+ SA 1_Dn	InitFC2-Cpl					0	0	
0:9:288	+ SA 1_Up	InitFC1-P					0	0	
0:9:288	+ SA 1_Dn	UpdateFC-P					0	0	
0:9:304	+ SA 1_Up	InitFC1-NP					0	0	
0:9:304	+ SA 1_Dn	UpdateFC-NP					0	0	
0:9:320	+ SA 1_Up	InitFC1-Cpl					0	0	
0:9:320	+ SA 1_Dn	UpdateFC-Cpl					0	0	

# Listing Window

TLA [off-line] - [Listing 1]

File Edit View Data System Tools Window Help

Summary Statistics QPIConfig Protocol Designer S/H Analysis Verify Define Compare

Activity Threshold View Compare Search

Cursor 1 to Cursor 2 = 3.6ns

Sample	Uni_Dn Link Details	Uni_Dn Dn0	Uni_Dn Dn1	Uni_Dn Dn2	Uni_Dn Dn3	Uni_Dn Dn4	Uni_Dn Dn5	Uni_Dn Dn6	Uni_Dn Dn7	Uni_Dn Dn8	Uni_Dn Dn9	Uni_Dn Dn10	Uni_Dn Dn11	Uni_Dn Dn12	Uni_Dn Dn13	Uni_Dn Dn14	Uni_Dn Dn15	Uni_Dn Rate	Uni_Dn Width
2104	**** TS1 ****	COM	COM	COM	COM	COM	COM	COM	COM	COM	COM	COM	COM	COM	COM	COM	COM	2.5G	x16
2105	Link No: 1 Dec	01	01	01	01	01	01	01	01	01	01	01	01	01	01	01	01	2.5G	x16
2106	Lane Ordering:	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	2.5G	x16
2107	0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	2.5G	x16
2108	N_FTS: 255 Dec	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	2.5G	x16
2109	Data Rate ID: 06 Hex	06	06	06	06	06	06	06	06	06	06	06	06	06	06	06	06	2.5G	x16
2110	Gen 1 rate supported	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	2.5G	x16
2111	Gen 2 rate supported	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	2.5G	x16
2112	Training Control: 01 Hex	01	01	01	01	01	01	01	01	01	01	01	01	01	01	01	01	2.5G	x16
2113	Hot Reset: Assert	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	2.5G	x16
2114	Disable Link: De-assert	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	2.5G	x16
2115	Loopback: De-assert	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	2.5G	x16
2116	Disable Scrambling: De-assert	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	2.5G	x16
2117	TS Identifier:	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	2.5G	x16
2118	---	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	2.5G	x16
2119	---	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	2.5G	x16
2120	---	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	2.5G	x16
2121	---	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	2.5G	x16
2122	---	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	4A	2.5G	x16
2123	**** TS2 ****	COM	COM	COM	COM	COM	COM	COM	COM	COM	COM	COM	COM	COM	COM	COM	COM	2.5G	x16
2124	Link No: 2 Dec	02	02	02	02	02	02	02	02	02	02	02	02	02	02	02	02	2.5G	x16
2125	Lane Ordering:	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	2.5G	x16
2126	0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	2.5G	x16
2127	N_FTS: 255 Dec	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	2.5G	x16
2128	Data Rate ID: 06 Hex	06	06	06	06	06	06	06	06	06	06	06	06	06	06	06	06	2.5G	x16
2129	Gen 1 rate supported	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	2.5G	x16
2130	Gen 2 rate supported	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	2.5G	x16
2131	Training Control: 01 Hex	01	01	01	01	01	01	01	01	01	01	01	01	01	01	01	01	2.5G	x16
2132	Hot Reset: Assert	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	2.5G	x16
2133	Disable Link: De-assert	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	2.5G	x16
2134	Loopback: De-assert	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	2.5G	x16
2135	Disable Scrambling: De-assert	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	2.5G	x16
2136	TS Identifier:	45	45	45	45	45	45	45	45	45	45	45	45	45	45	45	45	2.5G	x16
2137	---	45	45	45	45	45	45	45	45	45	45	45	45	45	45	45	45	2.5G	x16
2138	---	45	45	45	45	45	45	45	45	45	45	45	45	45	45	45	45	2.5G	x16
2139	---	45	45	45	45	45	45	45	45	45	45	45	45	45	45	45	45	2.5G	x16
2140	---	45	45	45	45	45	45	45	45	45	45	45	45	45	45	45	45	2.5G	x16
2141	---	45	45	45	45	45	45	45	45	45	45	45	45	45	45	45	45	2.5G	x16
2142	---	45	45	45	45	45	45	45	45	45	45	45	45	45	45	45	45	2.5G	x16
2143	---	45	45	45	45	45	45	45	45	45	45	45	45	45	45	45	45	2.5G	x16
2144	---	45	45	45	45	45	45	45	45	45	45	45	45	45	45	45	45	2.5G	x16
2145	---	45	45	45	45	45	45	45	45	45	45	45	45	45	45	45	45	2.5G	x16
2146	---	45	45	45	45	45	45	45	45	45	45	45	45	45	45	45	45	2.5G	x16
2147	---	45	45	45	45	45	45	45	45	45	45	45	45	45	45	45	45	2.5G	x16
2148	Logical Idle	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	2.5G	x16
2149	Logical Idle	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	2.5G	x16
2150	Logical Idle	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	2.5G	x16
2151	Logical Idle	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	2.5G	x16
2152	Logical Idle	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	2.5G	x16
2153	Logical Idle	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	2.5G	x16
2154	Logical Idle	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	2.5G	x16
2155	Logical Idle	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	2.5G	x16
2156	Logical Idle	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	2.5G	x16
2157	Logical Idle	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	2.5G	x16
2158	Logical Idle	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	2.5G	x16
2159	Logical Idle	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	2.5G	x16
2160	Logical Idle	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	2.5G	x16
2161	Logical Idle	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	2.5G	x16
2162	Logical Idle	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	2.5G	x16
2163	Logical Idle	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	2.5G	x16
2164	Logical Idle	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	2.5G	x16
2165	Logical Idle	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	2.5G	x16
2166	Logical Idle	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	2.5G	x16
2167	Logical Idle	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	2.5G	x16
2168	Logical Idle	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	2.5G	x16
2169	Logical Idle	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	2.5G	x16
2170	Logical Idle	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	2.5G	x16
2171	Logical Idle	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	2.5G	x16
2172	Logical Idle	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	2.5G	x16
2173	Logical Idle	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	2.5G	x16
2174	Logical Idle	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	2.5G	x16
2175	Logical Idle	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	2.5G	x16
2176	Logical Idle</																		

# Waveform Window





Waveform symbolic decode (lane alignment disabled for accurate time correlation)



# Challenges Selecting Tools for PCI Express 3.0

- Planning probe access
  - Accessing PCIe3 signals
  - Assessing probing impact
  - Probing flexibility
- Time to confidence
  - Automating setup
  - Recovery options
  - Powerful triggering
  - Wide acquisition window
- Information density
  - Four (4) different data visualizations that provide views dedicated to different types of investigations:
    - Summary statistics window
    - Transaction window
    - Listing window
    - Waveform window
- Applications
  - Transaction Window – Intro
  - Transaction Window – Normal Traffic
  - Transaction Window – Transaction Error
  - Transaction Window – Physical Layer
  - Summary Profile Window





# PCI Express 3.0 Acquisition Solutions



- 8.0 GTs, 5GTs, and 2.5GTs acquisition rates for PCIe3/2/1
- Sync to L0s within 4 FTS PCIe3 packets or 12 FTS PCIe2 packets
- Automatic configuration of link training speed changes and link width
  - Track 2.5 GTs to 5.0 GTs to 8.0 GTs data rate changes without dropping parts of transactions or critical packets
  - Dynamically track changes in link width
  - Front-panel LEDs that show link rate and link status for both Upstream/Downstream links
- Powerful trigger state machine spans all layers of the protocol
  - 8 states
  - 8 packet recognizers
  - 4 symbol sequence recognizers
  - 4 counter/timers
  - 4 event flags
  - Conditional storage
- 8 GB memory/module (16 GB memory, x16 link) with 160 Msymbols/lane record length
- Two acquisition modules available:
  - 16 differential inputs, x8 (2 required for x16)
  - 8 differential inputs, x4

# Tektronix PCIe3 Probes – With Active Equalization

## Slot Interposer Probes



- Available in x16, x8, x4, x1 link widths
- Probe cover
- Bracket for SUT end point card provides mechanical stabilization and reliable connection
- 6' probe cable
- Ships in antistatic, foam-lined, plastic case



## Midbus Probes



- Available in x8 or x4 link widths (2 for x16)
- Rugged probe head with contacts contained in retention module
- Retention module securely attaches to PCB (0.031" to 0.250") using back mounting plate with screws
- Midbus probe also available for legacy PCIe2 x16 midbus footprint
- 6' probe cable
- Ships in antistatic, foam-lined, plastic case



Tektronix Innovation Forum 2010

## Solder-down Probes




- High-performance solder-down probing of one (1) PCIe3 differential pair
- Supports 8 GT/s
- Compatible with P7500 Series TriMode probing leadsets that can be shared with oscilloscope
- 6' probe cable
- Ships in antistatic, foam-lined, plastic case



**tektronix**  
Innovation Forum

# Midbus footprint (PCB land pattern) support



# TLA Mainframe Solutions



## **TLA7012** 2-module mainframe

*Shown with 2 TLA7SA16 modules  
for x16 PCIe3 link*

- Mainframe with integrated 15" display and PC controller
- Connects to PC via GbE for running TLA Application Software



## **TLA7016** 6-module mainframe

*Shown with 2 TLA7SA16 modules  
for x16 PCIe3 link*

- Mainframe with GbE controller
- Connects to PC via GbE for running TLA Application Software
- Up to 8 frames interconnected via TekLink




## **TLA7016** 6-module mainframe

*Shown with 2 TLA7SA16 modules  
for x16 PCIe3 link & 4 TLA7BB4 modules for 2  
channels DDR3-1600*

# PCI Express Test Summary


- Tektronix is heavily involved in PCI Express Standards Development
  - Electrical Working Group (EWG) for Base Specification Development
  - Card Electromechanical Group (CEM) for CEM Specification Development
  - Serial Enabling Group (SEG) for Compliance Program
- PCI Express 3.0 specification is at 0.7 (.9 draft)
  - Expect Rev 0.9 spec. in Q2 2010
- Physical layer testing
  - De-embedding important for accurate measurements
  - Minimum 12 GHz bandwidth scope for validation
  - DPOJET for measurement automation and test reporting
  - SDLA for measurement-based link analysis
- Protocol validation and debug
  - TLA7000 series mainframes and TLA7SAxx serial acquisition modules
  - Flexible probing and triggering
  - Data visualization
  - Cross-bus analysis





# Proven Expertise in High Speed Serial Data Design & Test

## High-Speed Serial Data Test Solutions



### Most Complete Serial Data Test Coverage

