
Mastering Validation and Debug of Digital Systems









Agenda

- High Speed Serial Data Test Challenges
- PCI Express® Digital Validation and Debug
- DDR Memory Validation and Debug
 - Probing
 - Acquisition
 - Analysis
- DDR2 Demo
- Summary



High Speed Serial Test Challenges





High Speed Serial Test Challenges

- Giga-bit data rates require higher performance instruments
 - Decreased timing budget: Faster timing resolution
 - Transmission line effects: Low loading
- Industry focus on reducing power consumption
 - Link width down configure for power savings and upconfigure when additional bandwidth is required
 - Electrical Idle Entry and Exit for power savings, design ease, and robustness
- Industry standards are defining stringent measurement and analysis requirements



Digital Validation & Debug

Data Access - Probing

- Requires reliable physical connectivity with minimal loading
 - Mid Bus Probes
 - Interposers
 - Instrument DIMMs
 - Direct probing to circuit board
- Requires maximum signal integrity

Data Acquisition

- Timing resolution high enough for thorough debugging
- Trigger state machine flexible enough to trigger only on relevant events
- Channel count scalable and high enough to capture all required signals
- Scalable and time correlated system for cross bus analysis

Data Analysis

- Verify and debug memory system operation
 - Data valid windows
 - Read/Write data operation
 - DDR commands and mode register initialization
- Quickly and easily identify protocol violations
- Analyze link training, power management, and advanced packet level decoding










Agenda

- High Speed Serial Data Test Challenges
- PCI Express Digital Validation and Debug
- DDR Memory Validation and Debug
 - Probing
 - Acquisition
 - Analysis
- DDR2 Demo
- Summary



Example - PCI Express Protocol Stack

Transaction Layer Data Link Layer



Transaction Layer

- Creates Request/Completion Transactions
- Messaging
- TLP Flow Control

Data Link Layer

- Flow control information
- Data Integrity, Error Checking/Correction
- Calculates/Check TLP Sequence Number
- Calculate/Check CR


Physical Layer – Logical Sub Block

- Link Initialization and Training
- Distribution of packet information over multiple lanes
- Power management and link power state transitions

Physical Layer – Electrical Sub Block

- Transmitter Signal Quality and Ref Clock Testing
- Receiver Testing
- Interconnect Testing
- PLL Loop BW








Primary PCIe 2.0 Digital Debug Challenges

Power management and link training continue to be the most difficult challenges




- Power Up & Link Initialization
 - Multi-lane systems
 (x1, x4, x8, x16)
 - PCle 1.0 <-> PCle 2.0 systems compatibility:
 Speed negotiation from 2.5Gb/s to 5.0Gb/s and 5.0Gb/s to 2.5Gb/s
 - Dynamic speed & link width changes

- Active State Power Management
 - Power Management:
 Electrical Idle Entry and
 Exit for power savings,
 - Dynamic link width and link speed changes depending on data transfer volume requirements

- A PCIe Bus Remains Part of a Total System
 - Critical cross bus dependencies increase with speed
 - Time-correlated visibility across multiple buses
 - Signal access across the entire system



Primary PCIe 2.0 Digital Debug Challenges





PCI Express 2.0 – Power Management ASPM Active State Power Management

Need for Lower Power Consumption and Longer Battery Life


- Power management
 - Less energy consumption
 - Longer battery lifetime
 - Government regulations: EnergyStar®
- PCle 2.0 power management implementations
 - Dynamic link width changes depending on current data transfer volume.
 - Dynamic link speed changes depending on data transfer requirements (2.5Gb/s <-> 5Gb/s)
 - Short term idle states of one or both direction of a link (L0s, L1)
 - L0s: autonomous Idle-state of a link for a very short time
 - L1: short term Idle-state initiated by a higher level protocol






PCI Express 2.0 – Power Management ASPM Active State Power Management

- Power Management Sequence (L0sexample)
- L0s Power management is being used more frequently in PCI Express designs
- L0s: autonomous Idle-state of one or both direction of a link for a very short time
 - Efficiency depends on how fast a system can enter and exit the L0s state.
 - L0s Exit Latency is measured by the number of "Fast Training Set's" (FTS) packets required by the system, to exit the L0s state.
 - Number of FTS = 1...255 (~ $16nS...4\mu S$)
- Past designs have exhibited failures during ASPM events, thus visibility of these events is critical to the debug engineer









PCI Express 2.0 – Power Management ASPM Active State Power Management

How to Debug:

- Detect and quickly re-sync as the bus employs ASPM in order to acquire all packets as the link exits L0s
- Tektronix supports maximum visibility of these transitions
 - Typical sync within 12 FTS packets for both 2.5Gb and 5Gb







Multiple Analysis Options

Packet Decode and Multi-bus Correlation


- Packet Decode and Transaction support in the Listing Window
 - Complete decode of PCI Express Packets
 - Symbolic decode on a lane by lane basis
 - View Tx and Rx in a common listing window or lock listing windows for transaction support
- Quick insight to system problems- View all system buses in the waveform window
 - View all system buses correlated to the TLA common system timestamp
 - Correlate analog and digital waveforms

	s \$************************************	88 🔶 🤅	Search		
Sample	Uni_Dn Link Details	Uni_Dn Dn0	Uni_Dn Dn1	Uni_Dn Dn2	Uni_Dn Dn3
66505	VC ID: 0h HdrFc: D2h DataFC: 676h (Rc: RC3b 600D	SDP	80 BC	34 95	86 END
66506	TLP Seq. No: FA3h R Fmt Type TC TD EP Attr AT Length ob oob ooh oh ob ob Abn oob 16d ReadD (bis bob Furr) Tap LastDWEE 1stDWE Addr [310] 08 9008300h IIIi IIIi	5TP 00 00 30 	OF 30 00 83	A3 10 FF 80	00 01 08 7F
66507 66508	LCRC: 7FE270E5h 6000 TLP Seq. No: FA4h de cold Volt C TD EP Attr AT Lergth de cold Volt noh de da 3h cold 15d ReqLD (Bus Dev Furc) Tag LastDWEE 1stDWEE 0100h (01h 00h 01h 01h 1111b 1111b	E2 STP 00 00 30 	70 0F 30 01 83	E5 A4 10 FF C0	END 00 01 08 12
66509 66510	Addr[31:0]: 083083C0h LCRC: 12/8325h 6300 TLP Seq. No: FASH R. Fast Type To TD EP Attr AT Length R. Fast Type To TD EP Attr AT Length RealD (Bus Dev Furc) Tag LastDWBE 1stDWBE 0100h (01h 00h 0h.) 02h 1111b 1111b Addr[31:0]: 08308400h	76 51P 00 00 30 	83 OF 30 02 84	25 A5 10 FF 00	END 00 01 08 4E

Waveform	8.612us -00.024.912u	s -00.021.312us	-00.017.712us -00.014.112us -00.010.012us -00.000.912us -00.003.312us -0	0.699,712vs
own: Link1: Dn0	STP		00	5
own: Link1: Dn1	08		60	
own: Link1: Dn2			00	
own: Link1: Dn3	40	29	00	
own: Link1: Dn4	00	63	00	
own: Link1: Dn5	10	26	00) 1
own: Link1: Dn6	01	88	80	
own: Link1: Dn7	00	END	00	
wn: Link1: Dn8	00	(140	00	
own: Link1: Dn9	00	(<mark>220</mark>	00	
wn: Link1: Dn10	OF	("	00	
wn: Link1: Dn11	FE	, <mark>20</mark>	00	
wn: Link1: Dn12	94	. <mark>20</mark>	00	•
vn: Link1: Dn13	00	("	00	
wn: Link1: Dn14	38	(<mark>149</mark>)	00	
wn: Link1: Dn15	A4	("	00	X
ink1: TLP_Type	×	wr	Not_TLP	(



Correlate Cross Bus Data





Complete System Digital Debug & Design Verification PCI Express 2.0 Logic Analyzer Solution

- Performance
 - Auto detect 2.5Gb/s to 5.0Gb/s data rate change
 - Dynamically track link width Upconfigure/Downconfigure
 - World class ASPM support L0s and L1 sync time
- Visibility
 - Correlate all system buses to the common TLA timestamp
 - Import scope waveforms for analog / digital correlation
 - See the data you want with HW and SW filtering 32M 8b/10b symbols per lane acquisition depth

Flexibility

- Backwards compatible to PCIe 1.x (data rate/footprint)
- Acquire x1, x4, and x8 links in a single TLA7S16 module
- Acquire x1 and x4 links in a single TLA7S08
- Best Probing Solution
 - Mid-bus or Interposer probing options at 5.0Gb/s
 - Minimal impact on probed signals
 - No need for multiple probes to support different routings
 - Easy access to SUTs with 6 foot cable length
 - C-springs are integrated with the retention mechanism





Agenda

- High Speed Serial Data Test Challenges
- PCI Express Digital Validation and Debug
- DDR Memory Validation and Debug
 - Probing
 - Acquisition
 - Analysis
- DDR2 Demo
- Summary



Memory Systems Gigabit Data Rates


SDR	AM Stan	dards	
SDRAM	Data Rate MT/S	Clock MHz	VDD V
DDR-266	266	133	2.5
DDR-333	333	166	2.5
DDR-400	400	200	2.5
DDR2-400	400	200	1.8
DDR2-533	533	267	1.8
DDR2-667	667	334	1.8
DDR2-800	800	400	1.8
DDR2-1066	1066	533	1.8
DDR3-800	800	400	1.5
DDR3-1066	1066	533	1.5
DDR3-1333	1333	667	1.5
DDR3-1600	1600	800	1.5
DDR3-1867	1867	933	1.5

- DDR/2/3 SDRAM
 - Driven by increasing computer performance
 - Performance doubles every ~ 3 years
- Complex parallel bus

- Fast clock speeds
- Small data valid eyes
 - Small timing margins
 - Crosstalk, impedance & jitter
- Memory system verification is critical to reliable product operation



Tektronix Platform Validation System Complete System Visibility with Time Correlation





DDR/2/3 Verification & Debug

Memory protocols & data

- Operations, Commands & Data
 - Memory initialization
 - Mode registers settings
 - Read & write data
 - Command sequences & timing
 - Data valid windows
 - Export read & write data to other tools
 - Time correlated memory operations
 - With oscilloscope waveforms
 - Other buses (QPI, FSB, PCI-Express 2, etc)



TLA7000 Series Logic Analyzers with Nexus Memory Supports

Capture errors that cannot be captured or be seen by other logic analyzers with 20 ps high resolution timing




Logic Analyzer Probing DDR/2/3 SDRAMs, DIMMs & SODIMMs

- Direct probing to circuit board
- Interposers
- NEXVu instrument DIMMs



Direct probing





240 pin unbuffered DDR3 DIMM NEXVu

DDR3 DIMM interposer

Lowest probe loading in industry at <0.5pF



NEXVu: Instrumented DIMMs

JEDEC layout with measurements at the Memory IC pins

- Visibility of signals as seen by the memory chips
- Least signal integrity intrusive
- Logic analyzer connects above the normal DIMM height

Logic analyzer probe

240 pin unbuffered DDR3 UDIMM

Best measurement of the signal quality at the memory IC.

Signals are probed at the memory IC pins with an inner circuit board isolation resistors to reduce probe loading.


Tektronix





DDR3 240-pin UDIMM Signal Skew No ECC

- Fly-by command/address/control bus with On-DIMM termination
- System level flight time compensation



Fly-by command/address/control bus



Write Data Strobes Skew Analysis

Logic Analyzer MagniVu 20 ps (50 GS/s) timing resolution

TLA - [Waveform 2]	
File Edit View Data	System Tools Window Help - 🗗
🔚 📇 🥃 📰 📼 😰 🛙	😨 🔟 😵 🥕 🌆 Setup 🖳 Trigger 📈 Waveform 👯 Listing 🗾 Status Idle 🛛 🕬 🖿 🖿 👘
	🗈 遇 🥌 View 🛥 MagniVu I Activity OF Value 🔍 🍳 Time/Div: 2.368ns 🗸 🗇 🦓 🗢 Search 🗸 🏙
∆t ▼ Mark 1 ▼ to Mar	
	Ma Mark 2
Waveform	-7.050ns -4.700ns -2.350ns 0ps 2.350ns 4.700ns 7.050ns 9.400ns 11.750ns 14.100ns 16.450ns 18.800ns 21.150ns 23.500ns 25.850ns 28.200ns
MagniVu: Sample	29.922 n
MaqniVu: DDRCKU	
🕑 MagniVu: Address	61573 65308
⊕ MagniVu: Control	2B 2C 24 2C 24
📮 MagniVu: Strobes	000 000
MaqniVu: DQS8	
MagniVu: DQS7	
Maqni¥u: DQS6	
MagniVu: DQS5	
MagniVu: DQS4	
MagniVu: DQS3 MagniVu: DQS2	
Magnivu: DQS1	
MagniVu: DQS0	
MagniVu: Data_Hi	00000000 EB4C46EA
🕑 MagniVu: Data_Lo	00000000 EB4C46EA

1.27ns DQS6 to DQS0 skew captured with 20ps timing resolution


Oscilloscope timing performance on all logic analyzer channels all the time



Logic Analyzer Probes used by the Oscilloscope

TLA7016 & TLA7BB4s

Any Oscilloscope






DDR3 DQS2 Strobe Waveform



Amplitude problem with Read strobe from DIMM




Logic analyzer probes used by the oscilloscope



TriMode Probing for DSA/DPO70000 scopes







DDR memory validation wizard for DSA/DPO70000 series

Steps to completion:

- 1. Speed selection and Vref detection (automatic or manual)
- 2. Different types of measurements for different bursts
- 3. Chip Select Qualification to provide selective Read/Write Bursts
- 4. Detection of levels is automatic or customized
- 5. Threshold scaling

DDR Analys	is						Clear 🗴
Setup	Generation, Rate an	d Levels	DDR Generation	Data Rate	Custom		Recalc
	2 Measurements	LPDDR	DDR3 🔻	800 MT/s	400 MT/s		Single
	Ţ	DDR	Vdd	Vref	533 MT/s		
Results	3 Sources	DDR2 DDR3	1.5V	750mV	667 MT/s 800 MT/s		Run
Plots	4 Burst Detection	GDDR3	 O Auto Manual 	💽 Auto 🔵 Manual	1066 MT/s		
Reports	5 Thresholds and Sca	ling			1333 MT/s 1600 MT/s	Next ►	Advanced Setup




Measurements and configuration

- Compliance and analysis support
- Measurements on all edges and bursts
- JEDEC DDR measurements and serial data measurement library

DDR Analy	/sis										Clear	\otimes	
Setup	Generation, Rate ar	nd Levels		Burst De Write B	etect Contr Bursts 🔻	-					Recalc	$\nabla \Delta$	
	2 Measurements		- Write Meas	un ^{Read E} • W ^{Write E}	Bursts Bursts						Single		
Results	3 Sources			iba ^{Clock}							Run		
Plots	4 Burst Detection	DDR Analys	sis								Options 💽	Clear	۲
Reports	5 Thresholds and S	Setup	Description Data Eye Width, Ch Dotson tDQSH, Ch1	Mean 1.7382ns 1.8933ns	Std Dev 38.811ps 26.531ps	Max 1.7839ns 1.9553ns	Min 1.6810ns 1.7800ns	p-p 102.89ps 175.28ps	Population 6 165	Max-cc 0.0000s 115.54ps	Min-cc 0.0000s -96.488ps	Recalc	
			High Limit Low Limit				1.3130ns					Single	
		Results	Pass Fail Current Acquisition		18.001ps	1.9208ns	Fail 1.8555ns	65.333ps	12	23.857ps	-27.857ps	Run	
		Plots	DQSL, Ch1 High Limit Low Limit	1.8530ns	26.073ps	1.9120ns	1.7875ns 1.3130ns	124.50ps	246	79.167ps	-74.048ps	Show Plots	
		Reports	Pass Fail				Fail					Advanced Set	nh

Analog Validation of DDR memory



Complete Measurement Report

Waveform screenshots, eye diagram, and detailed setup information

Measurement Configuration

Index	Measurement	Source (s)	Others
1	Data Eye Width	Ch2,Ch1	Clock Recovery => Method: Explicit Clock – Edge, Clock Source: Ch1, Clock Edge: Both, Clock Multiplier: 1, Clock Offset: 0s General => Measurement Range Limits: Off, Max: 1ms, Min: 0s, Custom Name: Data Eye Width, Custom Source Name:
2	tDQSH		Filters => F1: Spec: No Filter, F2: Spec: No Filter General => Measurement Range Limits: Off, Max: 1ms, Min: 1ps, Custom Name: tDQSH, Custom Source Name:
3	tDQSL		Filters => F1: Spec: No Filter, F2: Spec: No Filter General => Measurement Range Limits: Off, Max: 1ms, Min: 1ps, Custom Name: tDQSL, Custom Source Name:

Source Reference Levels

Source	Rise High	Rise Mid	Rise Low	Hysteresis	Fall High	Fall Mid	Fall Low
Ch1	1.2096V	0V	-1.3376V	95.5mV	1.2096V	0V	-1.3376V



Mode Register Analysis Only 4 MRS Commands Captured at Power-on


TL/	A - [Listing D	DR3]				
File	e Edit View	Data System	1 Tools Window Help			- 8
	# 🗃 📰 🖪	🔤 😨 🕎 🔜	😵 者 📠 Setup 📆 Trigger 📈 Waveform 🗱 Listing	Status Stopped	Run → 1	ek
п¥п	🖳 💏 🛐 💏	🚹 I Activit	y 🗛 🗛 🗶 🖻 遇 🕈 🕅 🌢 Search 🛛 🗸 👹			
		to Cursor 2 🗸				
				r	1	
	Sample	B_DDR3D_2B Address	B_DDR3D_2B Mnemonics	Timestamp	B_DDR3D_2B DataHi	B_DDR DataL
-	0		(E)MRS - (EXTENDED) MODE REGISTER 2 (SO#)	0 ps		
Т		20000	Rtt WR: Dynamic ODT off			
		20000	Self-Refresh_Range: Normal			
		20000	Auto Self-Refresh Method: External			
		20000	CAS Write Latency: 5			
	1	20000	PASR: Full Array (E)MRS - (EXTENDED) MODE REGISTER 3 (SO#)	6 876 007		
	1	30000	MPR: Normal Operation	6.876,992 us		
		30000	MPR Location: Predefined Pattern			
	2	10042	(E)MRS - (EXTENDED) MODE REGISTER 1 (SO#)	92.187,910 us		
	-	10042	Output Buffer: Enabled	52.207,520 05		
		10042	TDOS: Disabled			
		10042	Rtt_Nom: RZQ/2 (eff 120ohm)			
		10042	Write Levelization: Disabled			
		10042	ODIC: RZQ/7 (34ohm)			
		10042	Additive Latency: 0			
		10042	DLL Enable: Enable (Normal)			
	3		(E)MRS - (EXTENDED) MODE REGISTER 0 (SO#)	73.827,325 us		
		01818 01818	PD Mode: Fast Exit (DLL on)			
		01B18	Write Recovery: 10 DLL Reset: Yes			
		01B18	Operating Mode: Normal			
		01818	Latency: 5			
		01818	Burst Type: Interleaved			
		01818	Burst: 8 (fixed)			

SDRAM MRS2, MRS3, MRS1 & MRS0 configured by the memory controller at power-on & reset

Logic analyzer selective storage captures only useful information



State Acquisition TLA7BB4 Data Valid Window: 200 mV, 240 ps (merged)





Write Data 64-bits Analysis

Verify state write data groups with MagniVu timing data

	Sample	B_DDR3D_2B Address	B_DDR3D_ Mnemonic					B_DD Data	R3D_2B Hi	B_DDR3 DataLo			
2	12 13 14 15 16	11DA1	ACT - BA DESL - I DESL - I	GNORE COMMAND NK ACTIVATE (SO# GNORE COMMAND GNORE COMMAND	[₽]) E	ank: 1							
D	17 18 19 20 21	162F8	WR - WRI DESL - I DESL - I DESL - I	GNORE CÓMMAND GNORE COMMAND GNORE COMMAND	1			 					
1	22 23 24 25		WRITE DA WRITE DA WRITE DA WRITE DA	τΑ τΑ τΑ				0040	00000 00000 0000 0000 0000 000 000 000	000800 002000 008000 020000 020000	000 000 000		
	25		WRITE DA WRITE DA WRITE DA WRITE DA	ITA ITA ITA					00000	200000	000		
Ð	- <u>B_DDR3D_</u> 2E	R: Magni¥u: Data	<u>Hi</u>	0000000		X	00100000	_XX_	0040000	•	0100	0000	X_X_04
Ð		R: Magni¥u: Data	<u>La</u>	0000000		ხიიიგილ	0020	00000	X 00	000008	_X_	0200000	» X
	B_DDR3D_2B	: Sample		12.48	0 n≰								1
Ð	B_DDR3D_2B	: WrA_DatHi		0000000	X		00100000		X		010000	000	
Ð	B_DDR3D_2B	: WrA_DatLo		0000000			00080000		X		008000	000	
Ð	B_DDR3D_2B	: WrB_DatHi		0000000			0040000				040000)00	\
Ð	B_DDR3D_2B	: WrB_DatLo		0000000			0020000		X		020000)00	



Selective Clocking Acquires More Useful Information Notice Timestamp changes for DESL cycles not stored

¥ 🗖		• 😨 😨 📃	😵 者 🌆 Setup 🖪 Trigger 🚬 Waveform 👯 Listing	Status	Run) → Tek
fn 🗖	🗣 💏 💣 ớ	🕹 I Activit	y 🗛 A 🗙 🗈 🖺 🕈 🕅 🗣 Seach 🛛 🗸 🕮			
st -	Cursor 1 🔻	to Cursor 2 🔻	= 25.098ns			
	Sample	B_DDR3D_2B Address	B_DDR3D_2B Mnemonics	Timestamp	B_DDR3D_2B DataHi	B_DDR3D_28 DataLo
	47	2024A	PRE - SINGLE BANK PRECHARGE (SO#) Bank: 2	2.500 ns		
			READ DATA READ DATA		FFFFFDFF	FFFFFBFF
	48		READ DATA	2.519 ns	FFFFDFFF	FFFFBFFF
	10 March 10		READ DATA		FFFFDFFF	FFFFBFFF
D	49		READ DATA	2.461 ns	FFFDFFFF	FFFBFFFF
	50	2064A	ACT - BANK ACTIVATE (SO#) Bank: 2	7.520 ns		
-	51	20A58	WR - WRITE (SO#) Bank: 2	12.578 ns		
	52		DESL - IGNORE COMMAND	2.500 ns		
2	53 54		DESL - IGNORE COMMAND DESL - IGNORE COMMAND	2.500 ns	48	
	55	20848	WR - WRITE (SO#) Bank: 2	2.500 hs		
	56		WRITE DATA	2.481 ns	00000200	00000100
			WRITE DATA	7.510	00000200	00000100
	57		WRITE DATA WRITE DATA	2.519 ns	00000800	00001000
	58		WRITE DATA	2.500 ns	00008000	00010000
	10.01		WRITE DATA	100000000000000000000000000000000000000	0008000	00010000
	59		WRITE DATA	2.500 ns	00080000	00100000
	60		WRITE DATA	2.520 ns	00080000	00100000
	00		WRITE DATA	2.520 115	00800000	00000100
	61		WRITE DATA	2.519 ns	00000800	00001000
	67		WRITE DATA	2 4 91	00000800	00001000
	62		WRITE DATA	2.481 ns	00008000	00010000
	63		WRITE DATA	2.558 ns	00080000	00100000
	02/12		WRITE DATA		00080000	00100000
	64 65	2029A 2069A	PRE – SINGLE BANK PRECHARGE (SO#) Bank: 2 ACT – BANK ACTIVATE (SO#) Bank: 2	17.481 ns 15.058 ns		
	66	20868	RD - READ (SO#) Bank: 2	12.539 ns		
	67		DESL - IGNORE COMMAND	2.500 ns		
	68		DESL - IGNORE COMMAND	2.500 ns		
	69 70	20B78	DESL - IGNORE COMMAND RD - READ (SO#) Bank: 2	2.500 ns 2.520 ns		
	70		READ DATA	2.500 ns	00000000	00000000
	100		READ DATA	19 120-00 02019 0300 01	00000000	00000000
	72		READ DATA	2.480 ns	FFFFFDFF	FFFFBFF
			READ DATA	201512-201512	FFFFFDFF	FFFFFBFF

Tektronix[.]

Nexus Protocol Violation Software DDR3/DDR2 Protocol Checking



- Summary/Statistical Info.
- Bus/TLA Memory Utilization
- Quickly display problem areas in Listing & Waveform windows
- Customizable timing parameters
- Export data

Sample Comman	Rank	Bank	Enter	1
6451 ACT	0	NA	ACT command to refreshing rank. Rank requires tRFC(300cks) to refesh. On	
452 RD	0	NA	RD command to refreshing rank. Rank requires tRFC(300cks) to refesh. Onl	
456 RD	0	NA	RD command to refreshing rank. Rank requires tRFC(300cks) to refesh. Onl	8
and a second	1000			13
		-		
		-		1
	-	-		
	_	-		
	-			
Dated	-U-			
				-
	ning rank, l	Rank requ	ires tRFC(300cks) to refesh. Only got 238cks	
	ning rank, l	Rank requ	ires tRFC(300cks) to refesh. Only got 238cks	
CT command to refres	ing rank. I	Rank requ	ires tRFC(300cks) to refesh. Only got 238cks Analysis completed in 343 75 ms	-
CT command to refres	ning rank. I	Rank requ		5
CT command to refres	-			
CT command to refrea Immary Name	Value		Analysis completed in 343.75 ms	
CT command to refres ummary Name Total Acquistons	Value 1	- C	Analysis completed in 343.75 ms	
CT command to refres IMMARY Name Total Acquistons Total Samples	Value 1 16384	- C	Analysis completed in 343.75 ms	
CT command to refres IMMARY Vame Total Acquistons Total Samples Total Commands	Value 1 16384 3164	P R	Analysis completed in 343.75 ms	
CT command to refres ummary Vame Total Acquistons Total Samples Total Commands	Value 1 16384	C P R V	Analysia completed in 343.75 ms	lization
CT command to refres JMMARY Name Total Acquistons Total Samples Total Commands Errors Found	Value 1 16384 3164 3	C P R V	Analysia completed in 343 75 ms	lization
CT command to refres UMMARY Name Total Acquistons Total Samples Total Commands Errors Found Read Commands	Value 1 16384 3164 3 2102	C P R V	Analysia completed in 343.75 ms	lization
CT command to refres IMMARY Name Total Acquistons Total Samples Total Commands Errors Found Read Commands Write Commands	Value 1 16384 3164 3	P R W R	Analysia completed in 343 75 ms	lization
CT command to refrest ummary Name Total Acquistons Total Samples Total Commands Errors Found Read Commands Write Commands Refresh Commands	Value 1 16384 3164 3 2102 13	P R W R	Analysia completed in 343 75 ms	lization
rror Detail CT command to refrest ummary Name Total Acquistons Total Samples Total Commands Errors Found Read Commands Write Commands Refresh Commands Precharge Commands Activate Commands	Value 1 16384 3164 3 2102 13 4	P R W R	Analysia completed in 343 75 ms	




Memory System

Verification & Debug

- DDR/2/3 SDRAM
 - Initialization & mode register
 - Commands & read/write data
 - Waveforms
 - Protocol violation checking
- Selective clocking
 - Stores useful data in the TLA
 - Filters refresh & deselect cycles
- Pre-defined symbols for easy analysis & trigger setup
- Three simultaneous measurements through one probe
 - State acquisition
 - High-resolution 20 ps (50GS/s)
 MagniVu timing with TLA7BB4
 - Oscilloscope analog waveforms

_					
	Sample	B_DDR3D_2B Address	B_DDR3D_28 Mnemonics	B_DDR3D_2B DataHi	B_DDR3D_2B DataLo
	12		DESL - IGNORE COMMAND		
2	13	11DA1	ACT – BANK ACTIVATE (SO#) Bank: 1		
Т	14		DESL - IGNORE COMMAND		
	15		DESL - IGNORE COMMAND		
	16		DESL - IGNORE COMMAND		
	17		DESL - IGNORE COMMAND		
T)	18	162F8	WR – WRITE (SO#) Bank: 1		
	19		DESL - IGNORE COMMAND		
	20		DESL - IGNORE COMMAND		
	21		DESL - IGNORE COMMAND		
	22		DESL - IGNORE COMMAND		
1)	23		WRITE DATA	00100000	00080000
			WRITE DATA	00400000	00200000
	24		WRITE DATA	01000000	00800000
			WRITE DATA	04000000	02000000
	25		WRITE DATA	10000000	08000000
			WRITE DATA	40000000	20000000
	26		WRITE DATA	00000001	80000000
			WRITE DATA	00000004	00000002

■ E_DDR3D_2B: MagniVu: Data_Hi	0000000	00100000	00400000 01000000 0400
🕑 &_DDR3D_2B: MagniVu: Data_Lo	0000000	0020000	00800000 02 000000
B_DDR3D_2B: Sample	12.480 ng		17.
B_DDR3D_2B: WrA_DatHi	0000000	00100000	01000000
B_DDR3D_28: WrA_DatLo	0000000	00080000	00800000
B_DDR3D_28: WrB_DatHi	0000000	00400000	04000000
B_DDR3D_28: WrB_DatLo	0000000	002 00000	02000000





Agenda

- High Speed Serial Data Test Challenges
- PCI Express Digital Validation and Debug
- DDR Memory Validation and Debug
 - Probing
 - Acquisition
 - Analysis
- DDR2 Demo
- Summary



DDR2 Demo Setup

TLA7BB4, TLA7S16 & TLA7012 Logic Analyzer with second display



DDR2-533 & PCIe 2 development board



DDR2 Demo

- Mode Register Set
- Refresh Error
- Refresh Valid
- Read Data 123
- Read Data 123 Waveform View
- Write Trigger
- Selective Clocking



Direct probing DDR2-533 with two P6960 logic analyzer probes





Agenda

- High Speed Serial Data Test Challenges
- PCI Express Digital Validation and Debug
- DDR Memory Validation and Debug
 - Probing
 - Acquisition
 - Analysis
- DDR2 Demo
- Summary



High Speed Digital Test Challenges





High Speed Digital Verification & Debug

Protocols, Data, Signal Quality & Circuit Board Trace Quality



Memory Protocols & Data

 TLA7000 Logic Analyzers





- Signal Quality – DPO/DSA70000 Series Oscilloscopes
- Circuit Board Trace Quality
 - CSA8200 Sampling Oscilloscopes





PCI Express Information

- Tektronix
 - www.tektronix.com/pci_express
- PCI Special Interest Group (PCI-SIG[®])
 - www.pcisig.com
- PCI Express Test Procedures
 - www.pcisig.com/specifications/pciexpress/compliance/compliance_library





Memory Information

- Tektronix
 - www.tektronix.com/memory
- Nexus Technology
 - www.nexustechnology.com
- Memory Implementers Forum
 - www.memforum.org
- JEDEC
 - www.jedec.org





Thank You!

Contact your local Tektronix Account Manager for more information



