

**HUGA**

廣 鎳 光 電  
HUGA OPTOTECH INC.

---

# An Introduction to GaN-on-Si Power Device Technology

廣 鎳 光 電 研 發 中 心

林 恒 光

5/21/2013

---

# Outline

- **Why GaN on Si for Power Device Application**
  - **Epitaxial and Device Design Concepts**
  - **Current Market & Technology Development Status**
-

**HUGA**

廣 錄 光 電

HUGA OPTOTECH INC.

---

# Why GaN on Si for Power Device Application

---

# Prerequisites for a Good (Semiconductor) Power Device

---

- Large forward and/or reverse blocking, small leakage current
- High on-state current, small on-state voltage
- Fast switching – short turn-on and turn-off time
- Small control power – large input impedance
- Withstanding of high voltage and high current during switching – Good SOA (Safe Operating Area)
- Positive temperature coefficient of on-state resistance
- Large  $dv/dt$  and  $di/dt$  ratings
- Normally off

## **Power Devices**

**= High current, High voltage, Low loss ( $P_{con}$ ,  $P_{sw}$ ),  
Reliable, Easy to control**

---

# Materials Property Comparison

## Comparison of semiconductor material properties at room temperature


Property	Si	GaAs	4H-SiC	GaN
Bandgap , $E_g$ (eV)	1.12	1.42	3.25	3.4
Dielectric constant , $\epsilon$	11.8	12.8	9.7	9
Breakdown field $E_c$ (MV/cm)	0.3	0.4	3	4
Electron mobility $\mu$ ( $\text{cm}^2/\text{V}\cdot\text{s}$ )	1500	8500	1000	1250
Maximum velocity $V_s$ ( $10^7$ cm/s)	1	1	2	3
Thermal conductivity $\lambda$ (W/cm-K)	1.5	0.5	4.9	2.3
<b>CFOM = <math>\lambda \epsilon \mu V_s E_c^2 /</math> <math>(\lambda \epsilon \mu V_s E_c^2)</math> si</b>	<b>1</b>	<b>3.6</b>	<b>358</b>	<b>520</b>

**High-speed**  
**High-power**  
**High-temperature**

- Si : lowest cost, large volume, bad Trr characteristic at HT.
- SiC : so far high crystal quality, but high cost.
- GaN : low cost, highest CFOM value.


## Advantage of High Breakdown and Low On-resistance

While the performance of Si power devices are approaching the theoretical limit of material, GaN and SiC have much room for both of reduction of specific resistance and improvement of breakdown voltage.




# Advantage of Fast Switching Speed

GaN and SiC  
Devices have Zero  
Recovery Time that  
does not change  
with temperature




Si Device has long  
recovery time that  
increases with  
temperature

# Advantage of High-Temperature Application




# Advantage of Microwave High-Power Application




Modified from an Application Note of Powerex, Inc. Youngwood, PA.

## Comparison of Best GaN HEMT R&D Results Vb, I and A/mm<sup>2</sup> with Existing SJ MOSFET and SiC MOSFET




R&D results	V	I	Chip-size	W/mm <sup>2</sup>	Amp / mm <sup>2</sup>	Technology
MicroGaN	600 V	6 A	3.21 mm <sup>2</sup>	1 121	1.9 A/mm <sup>2</sup>	GaN-on-Si
GaN Systems	600 V	14 A	3.20 mm <sup>2</sup>	2 625	4.4 A/mm <sup>2</sup>	GaN-on-SiC
HRL	1 200 V	5 A	3.13 mm <sup>2</sup>	1 917	1.6 A/mm <sup>2</sup>	GaN-on-Si
GaN Systems	1 200 V	12 A	3.20 mm <sup>2</sup>	4 500	3.8 A/mm <sup>2</sup>	GaN-on-SiC
Furukawa	1 200 V	120 A	15.00 mm <sup>2</sup>	9 600	8.0 A/mm <sup>2</sup>	GaN-on-Si
GaN Systems	1 200 V	126 A	14.40 mm <sup>2</sup>	10 500	8.8 A/mm <sup>2</sup>	GaN-on-SiC
Furukawa	1 700 V	80 A	15.00 mm <sup>2</sup>	9 067	5.3 A/mm <sup>2</sup>	GaN-on-Si
GaN Systems	1 700 V	105 A	14.40 mm <sup>2</sup>	12 396	7.3 A/mm <sup>2</sup>	GaN-on-SiC
SJ MOSFET (Infineon)	900 V	20 A	25.00 mm <sup>2</sup>	720	0.8 A/mm <sup>2</sup>	Silicon
SiC MOSFET (CREE)	1 200 V	10 A	9.00 mm <sup>2</sup>	1 333	1.1 A/mm <sup>2</sup>	SiC-on-SiC


# GaN & SiC Added Values



## GaN & SiC Use Expected added-value in power conversion




	Expected improvement (%) compared with Silicon	Efficiency value improvements
DC-DC (POL, boost...)	+10% points	85% → 95%
AC-DC (PFC, UPS...)	+5% points	85% → 90%
DC-AC (Motor, PV...)	+2 to +3% points	96% → 99%



# Advantage of Enhanced System Efficiency

GaN power devices are expected to become the key to power saving and downsizing of the system by optimizing the surrounding circuit and components to take maximum advantage of GaN HEMTs that the gate charge can be reduced without increasing the on-resistance.



Materials/ technology	Wafer size	Die area	Circuit integration	Cost	
SiC	X	△	X	X	√ : Best
GaN-on-Si	△ → √ (?)	√	√ (?)	△	△ : Middle
Si	√	X	√	√	X : Poor

6-inch (and above) AlGaN/GaN wafer on Si (111) substrate is now technologically feasible, low cost and possible integration with Si-based circuits.


# Advantage of Product Cost

## Manufacturing Price of a 200V/12A Transistor Comparison Si, GaN & SiC

- We have used our **proprietary reverse costing tool: CoSim+** to simulate the manufacturing price of the same device made with Si, GaN and SiC technologies.
- **Manufacturing price** is the result of the following operation:
  - Manufacturing cost + G&A (General & Administrative) + R&D expenses + Cost of Sales + Operational margin.
  - That is the sale price right at the facility door. The distribution costs (DigiKey...etc...) are not included here.
  - Manufacturing price + Distribution costs = B-to-B floor price

	Si MOSFET	GaN HEMT	SiC MOSFET
Vb	200 V	200 V	200 V
Imax	12 Amp	12 Amp	12 Amp
Die size	6.25 mm <sup>2</sup>	5.76 mm <sup>2</sup>	3.06 mm <sup>2</sup>
Wafer Ø	6"	6"	4"
Prod. Yield	95%	88%	75%
Manuf. Cost	\$ 0.22	\$ 0.57	\$ 1.11
Manuf. Price	\$ 0.38	\$ 1.13	\$ 1.72

Manufacturing price comparison 200V/12A transistor




# Toyota: Inverter Cost Comparison

## Case Study Silicon vs. GaN HEV inverter cost breakdown



**Hypothesis:**


- No more water-cooling system with GaN
- Passive costs will decrease 30% with the use of GaN
- Chassis cost will decrease 30% due to size shrinking and simplification of thermal management
- Connector cost will remain the same
- GaN technology is available and reliable!



# Epitaxial and Device Design Concepts

# Growth of GaN on Si Substrate


---









## Difficulties of GaN-on-Si epitaxy:


1. Large-area epitaxial technology
2. Ga reaction with Si substrate
3. Large lattice mismatch (~17%)
4. Large thermal expansion coefficient difference (~54%)

# Buffer Structure



# Buffer Breakdown Behavior









廣 錄 光 電  
HUGA OPTOTECH INC.

# Typical GaN-on-Si 2-DEG Epi Wafer Specification

Items	Huga
Mobility	~1300 cm <sup>2</sup> /V·s
Sheet concentration	~1 × 10 <sup>13</sup> cm <sup>-2</sup>
FWHM of GaN(002)	~590 arcsec
FWHM of GaN(102)	~850 arcsec
Roughness	~0.5nm
Bowing	< 20 um
Crack area	2mm from edge
Thickness of GaN&buffer	4~7 um
AlGaN Composition U%	Edge to center <2%
Buffer Vbr (Pad width=160um)	>1000V
Buffer leakage current (@600V, Pad width=160um)	~3E-9A





Thickness Avg: 4.66μm  
Thickness Std: 0.064μm  
Wafer bow ≒ 10μm



# Spontaneous Polarization

Wurtzite (hcp)




$u_0 = \text{red/blue}$

$u_{0,ideal} = 0.375$

TABLE I. Structural parameters for AlN, GaN, and InN.

	$a_0$ (bohr)	$c_0/a_0$	$u_0$
AlN	5.814	1.6190	0.380
GaN	6.040	1.6336	0.376
InN	6.660	1.6270	0.377

Cation and anion centers do not overlap.



Spontaneous polarization

$P_{SP} =$



AlN	-0.081 C/m <sup>2</sup>
GaN	-0.029 C/m <sup>2</sup>
InN	-0.032 C/m <sup>2</sup>

## Piezoelectric Polarization

Note: Polarization is oriented from negative to positive charge.

e.g.,  
AlGa<sub>x</sub>N coherently strained  
to GaN (AlGa<sub>x</sub>N is under  
tensile stress)

Cation-terminated surface



When the AlGa<sub>x</sub>N lattice is compressed in c direction:

- ➔ Bonding length  $c \cdot u_0$  is the same; angle  $\alpha$  becomes even smaller.
- ➔ Negative charge move upward and positive charge moves downward.
- ➔ Direction of piezoelectric polarization is toward  $[000\bar{1}]$ , which is the same as  $P_{sp}$ .

# AlGaN/GaN Heterojunction

Polarization direction:

e.g.,  
AlGaN coherently strained  
to GaN (AlGaN is under  
tensile stress)

$$P_{SP} = P_{SPZ}$$


$$P_{PE} = P_{PEZ}$$

$$P_{PE} = 2 \frac{a - a_0}{a_0} \left( e_{31} - e_{33} \frac{C_{13}}{C_{33}} \right)$$

For AlGaN:

$$[e_{31} - e_{33}(C_{13}/C_{33})] < 0 \quad \frac{a - a_0}{a_0} > 0$$

Cation-terminated surface




➔ Both  $P_{SP}$  and  $P_{PE}$  are toward  
[000 $\bar{1}$ ] direction.

# Polarization-Induced Electrostatic Charge and 2DEG

---

e.g., For **AlGa<sub>N</sub>/Ga<sub>N</sub>** heterostructure with **cation-terminated surface**



**Induced positive electrostatic charge  $\sigma$**  at the AlGa<sub>N</sub> layer of the AlGa<sub>N</sub>/Ga<sub>N</sub> interface is

$$\sigma = P(\text{top}) - P(\text{bottom})$$


$$= \{P_{SP}(\text{top}) + P_{PE}(\text{top})\} - \{P_{SP}(\text{bottom}) + P_{PE}(\text{bottom})\}.$$

where the determination of  $P_{SP}$  and  $P_{PE}$  are mentioned earlier.

---


## Polarization-Induced Electrostatic Charge and 2DEG

e.g., For AlGaIn/GaN heterostructure with cation-terminated surface





w/o polarization and heterojunction, no interface 2deg is generated.

GaN effective conduction band density of states  $1.2 \times 10^{18} \text{ cm}^{-3}$  compared to GaAs  $4.7 \times 10^{17} \text{ cm}^{-3}$  at 300 K




## AlGaN thickness and composition effect on $n_s$ :



$$n_s(x) = \frac{+\sigma(x)}{e} - \left( \frac{\epsilon_0 \epsilon(x)}{de^2} \right) [e\phi_b(x) + E_F(x) - \Delta E_C(x)],$$


## AlGaN/GaN Heterojunction

GaN HEMT is a device utilizing two-dimensional electron gas generated at the interface of GaN and n-AlGaN by the difference of the lattice parameter. This working mechanism allows GaN HEMT to suppress gate capacitance and to achieve high-speed switching with low power loss.



2-dimensional electron gas


Cross section of GaN HEMT  
(Normally-on)




Band structure of GaN HEMT

# Current Market & Technology Development Status


---



# GaN-related Power Device Application




# Product Type and Market



GaN could take market share in all 3 segments

More comfortable area for SiC. Apps are less cost-driven and SiC added value is obvious




Strong competition with Silicon regular technologies, SJ MOSFET and GaN. Cost driven apps

Breakdown for a total market size of ~\$16.4B in 2009

It includes:

- Power IC: power management IC: mainly voltage regulators (POL) and drivers
- Power modules: IGBT, diode or MOSFET modules, IPM
- Power discretes: MOSFET, rectifier, IGBT, Bipolar....



## GaN vs SiC Market Growth Prediction Comparison


### GaN & SiC device market projection comparison to 2015




**But careful !!** There is a limitation in the analysis as for some of the applications (EV/HEV, PV inverter, motor control or UPS), both technologies are competing. Thus, we cannot exclude part of the business to displace from one to another...

# Competitors and Development Roadmap


## Top-23 Power Semiconductor Involvement in GaN (based on sales estimates of discretes, modules and IPM) (excl. mixed signal, drivers, logic...)



## GaN Product Introduction Roadmap: based on announcements




# Schottky Barrier Diode (SBD)



**TLM**  
 $R_{sh} = 400 \sim 500 \text{ ohm/sq}$   
 $\rho_c \sim 1E5 \text{ ohm-cm}^2$   
 $R_c \sim 1 \text{ ohm-mm}$

For  $I_F=8A$  at  $V_F < 2V$  and  $V_R=600V$ , we typically have





Total finger length = 50~150mm  
Finger spacing = 15~30  $\mu\text{m}$   
Finger width  $> 10\mu\text{m}$   
Finger metal thickness  $> 2\mu\text{m}$   
...



# Schottky Barrier Diode (SBD)

Symbol	Parameter (25C unless otherwise noted)	GaN Schottky (T-company)	Si P-N	SiC Schottky	Unit
VF	Forward Voltage	1.3	2.1	1.45 / 1.88	V
IF	Forward Current	6	8	6	A
IR	Reverse Leakage Current (@600V)	30	<100	<50	uA
VBR	Breakdown voltage (@100uA)	800	650	950 / 770	V
VRRM	Repetitive Peak Reverse Voltage	600	600	600	V
IFSM	Non-repetitive Peak Surge Current	30	80	70	A
trr	Reverse Recovery Time	12	18	17 / 3.7	ns
Qrr	Reverse Recovery Charge	5	25	1.3 / 0.5	n C

# Hybrid E-mode FET (Cascode)





# Hybrid E-mode FET (Cascode)

Symbol	Parameter (25C unless otherwise noted)	GaN Hybrid E-mode FET	Si MOSFET	Unit
VDSS	Drain-Source Voltage	600	600	V
ID	Continuous Drain Current	12	12	A
IDSS	Saturation Drain Current	100	35	nA
RDSON	Static Drain-Source On-Resistance	0.15	0.6	$\Omega$
VBR	Breakdown voltage (@250uA)	>900	660	V
VTH	Threshold Voltage	>2V	4	V
Ciss	Cgs+Cgd	780	1660	
Qg	Total Gate Charge	7	40	n C
trr	Reverse Recovery Time	30	150	ns
Qrr	Reverse Recovery Charge	12.5	640	n C

## E-mode FETs

### Fluorine-plasma treatment



$L_g = 1 \mu\text{m}$ ,  $L_{sg} = 1 \mu\text{m}$ ,  $L_{gd} = 2 \mu\text{m}$ .



Y. Cai, Y. Zhou, K. M. Lau, and K. Chen, "Control of

Threshold Voltage of AlGaIn/GaN HEMTs by Fluoride-

Based Plasma Treatment From Depletion Mode to Enhancement Mode," TED, vol. 53, p. 2207, 2006

M.Kanamura, T. Ohki, T. Kikkawa, K. Imanishi, and N. Hara, "A Normally-Off GaN HEMT with Large Drain Current," (Fujitsu)





D.-S. Kim, S.-N. Kim, K.-W. Kim, K.-S. Im, H.-S. Kang, E.-H. Kwak, J.-H. Lee, S.-G. Lee, and J.-B. Ha, "High Performance in a Normally-off Al<sub>2</sub>O<sub>3</sub>/GaN MOSFET Based on an AlGaIn/GaN Heterostructure with a p-GaN Buffer Layer," (Samsung)




### P-GaN capped JFET

T. Sugiyama<sup>1</sup>, H. Amano<sup>1</sup>, D. Iida, M. Iwaya, S. Kamiyama, and I. Akasaki, "High-Temperature Operation of Normally Off-Mode AlGaIn/GaN Heterostructure Field-Effect Transistors with p-GaN Gate," JJAP, vol. 50, 01AD032011, 2011.


### Recessed gate



# What Huga Do?






# What Huga Do?




- Rectifying Devices (2-terminal devices)
  - Schottky Barrier Diodes
  - PIN Diodes
- Switching Devices (3-terminal devices)
  - Latching: Thyristors, GTOs, MGTs
  - Continuously controlled: BJTs, MOSFETs, IGBTs

# Huga's 6" GaN-on-Si Device Wafer

---



$I_F = 8A$  (@  $V_F < 2V$ )  
 $V_R = 600V$



$I_D = 10 \sim 12A$   
 $V_D$  (off-state) = 600V

---

# Summary

---

- GaN is promising material for power device application. GaN-on-Si solution is an excellent option for balancing the requirement of performance and cost.
- Performance of GaN-on-Si power devices is similar to that of SiC power devices and much better than that of Si power devices. Plus, cost of GaN-on-Si power devices is in between.
- Though 600V GaN-on-Si power device products started appearing in the market recently, I believe it will take some time to have end users willing to widely apply them into various modules/systems.

**Thank you !**

廣 鎔 光 電 研 發 中 心

林 恒 光

hk.lin@hugaopto.com.tw