

Agenda	
PCle Gen4 Update	
PCIe Gen3 Overview	
PCIe Gen3 Tx Solutions	
Tx Demo	
PCIe Gen3 Rx Solutions	
Rx Demo	
PCIe Gen3 Protocol Solutions	
2 13-DEC-2013	Tektronix



















































🔤 🎺 TekExp	ress i	PCI Express - (Unt	itled)"				Options		۲
	Overa	ill Test Result 🥝 Pass					Preferences	Sta	irt
Setup	Sign	al Test Preset Test							
	D	lescription	Details	Generation	Pass/Fail	Value	Margin		
Status	•	Lane0			Pass			-	
		Unit Interval	Mean Unit Interval	8Gbps P07	🦁 Pass	125.0090 ps	L: 0.0465 ps H: 0.0235 ps	Pau	150
Results		High Limit			🔮 Pass	125.0325			
		Low Limit			😮 Pass	124.9625		Cle	ar
Reports		 Mask Hits(All Bits) 	Mask Hits	8Gbps P07	🥑 Pass	0.0000 hits	H: 0.0000 hits		
		 Composit Eye Height 	Composit Eye Height	8Gbps P07	🌝 Pass	105.7689 mV	L: 71.7689 mV		
		 Transition Eye Diagram 	Min Transition Eye Height	8Gbps P07	Informative	107.2269 mV	N.A		
		 Transition Eye Diagram 	Min Transition Voltage	8Gbps P07	🥑 Pass	-0.1264 mV	L: 599.8736 mV		
		 Transition Eye Diagram 	Max Transition	8Gbps P07	🥑 Pass	0.1289 mV	H: 599.8711 mV		
		 Transition Eye Diagram 	Min Transition Top Margin	8Gbps P07	🥝 Pass	0.0259 mV	L: 0.0259 mV		
		 Transition Eye Diagram 	Min Transition Bottom Margin	8Gbps P07	🌝 Pass	-0.0314 mV	H: 0.0314 mV		
		 Transition Eye Diagram 	Transition Eye Mask Hits	8Gbps P07	🥑 Pass	0.0000 hits	H: 0.0000 hits		
		Non Transition Eye Diagram 	Min Non Transition Eye Height	8Gbps P07	Informative	112.3181 mV	N.A		
		Non Transition Eye	Min Non	8Gbps P07	C Dava	-0.1274 mV	L: 599.8726		













Comparison of De	-embedding: A	Add-In Card	
Add-In-Card (P7)	With de-embed	Without de-embed	Diff
SigTest Measurement	Switch & extra cable effects removed	Switch and cable effects present	
Max Peak to Peak Jitter	43.167ps	42.212ps	2.26%
Minimum eye width	83.028ps	83.236ps	-0.19%
Deterministic Jitter d-d	35.605ps	35.436ps	0.48%
Random Jitter	0.453ps	0.450ps	0.67%
Composit Eye height	0.110V	0.101V	8.91%
Min Transition Eye Height	0.111V	0.103V	7.77%
Min Non-transition Eye Height	0.115V	0.109V	5.50%
35 13-DEC-2013		T	ektronix

Comparison of De-e	mbedding: Sy	stem	
System Board (P7)	With de-embed	Without de- embed	Diff
SigTest Measurement	Switch & extra cable effects removed	Switch and cable effects present	
Max Peak to Peak Jitter	42.614ps	41.619ps	2.39%
Minimum eye width	81.566ps	82.443ps	-1.06%
Deterministic Jitter d-d	31.261ps	31.653ps	-1.24%
Random Jitter	0.865ps	0.775ps	11.61%
Composit Eye height	0.132V	0.129V	2.33%
Min Transition Eye Height	0.165V	0.152V	8.55%
Min Non-transition Eye Height	0.141V	0.134V	5.22%
36 13-DEC-2013		Tek	tronix

















































	2.5 GT/s	5 GT	/s ¹	8 G	T/s
Loop Bandwidth (MHz)	1.5 – 22	8 - 16	5 - 16	2 – 4	4 – 5
Peaking (db)	0 - 3	0 – 3	0 - 1	0 – 2	0 -1
	4.3.3.12. Transm	implementation is 5 allowed 0 – 1 dB p 8 MHz LBW, allowe peaking	-8 MHz LBW, eaking. Above ed 0 – 3 dB		
Excerpt from PCIe Base Specification 3.0 detailing Tx PLL requirements	4.3.3.12.1.2.5 GT/s PLL bandwidth and peakir upper limit on the amount Defining PLL RW and pea those systems utilizing a co Two sets of bandwidth an 5-16 MHz with 1-dB of pe- peaking PLL design vs. a la range is specified at 1.5-22 4.3.3.12.2.8.0 GT/s	and 5.0 GT/s Tx PLL ag are defined for both the Tri of RefGi Jitter that is postantees a n mmon RefCi Rx architecture peaking are defined for 5.0 G aking. This gives the designer wahardwich design. For 2.3 MHz with 3.0 dB of peaking. Tx PLL Bandwidth a	Bandwidth and Pe insmitter and Receiver in ted to the transmitted du inimum degree of Tax/R T/s: 8-16 MHz with 3 d the option of trading of GT/s, a single PLL ban nd Peaking	eaking order to place an ta and to the CDR, is jitter tracking in IB of peaking and f between a low dwidth and peaking	
	4.3.3.12.2. 8.0 GT/s The Tx and Rx PLL bandw 2 dB for bandwidths up to BW range is substantially lo operation to reduce the arr	• TX PLL Bandwidth and width for 8.0 GT/s signaling is 4 MHz and 0 to 1 dB for ban ower than the PLL bandwidth oount of Refelk jitter at the same same same same same same same sam	A Peaking 2 – 5 MHz. Peaking ma dwidths up to 5 MHz. T s specified for 5.0 GT/s nple latch of the receiver	ay be from 0 to The 8.0 GT/s PLL or 2.5 GT/s	

 I ransmitter Jitt Necessary to tak 	er Measurements ke transmitter jitter measu	rements with all lanes
operating in orde	er to capture crosstalk eff	ects
 Measurements a the TX 	are taken at TP1 and de-e	embedded back to the pins o
 Necessary to set to ensure that iiff 	parate uncorrelated and o	data dependent jitter in order
uncorrelated jitte		is not budgeted as
Jitter Measurements	Data Dependent Jitter	Uncorrelated Jitter
Jitter Measurements Cause	Data Dependent Jitter Due to package loss and reflections (dynamics in the channel, ISI)	Uncorrelated Jitter Uncorrelated - PLL jitter, crosstalk, noise conversion (amplitude to phase)

