Tektronix

PCI Express Tx/Rx Solutions

oscin Loscour





Agenda

- ➡ 1. Market Overview
 - 2. Gen3 Overview
 - 3. Gen3 Tx
 - 4. Gen4 Overview
 - 5. Gen4 Tx
 - 6. Gen3 Rx
 - 7. Gen4 Rx



Technology Overview

BIG DATA, IOT AND ANALYTICS DRIVING NEED FOR COMPUTE POWER, STORAGE CAPACITY, AND NETWORK BANDWIDTH



PCIe Market Intro



- PCI Express is a high performance, general purpose I/O interconnect used in a wide variety of computing & communications products. It has become especially popular for NVME SSD applications
- PCIe is based upon a point-to-point bus topology between a root-complex (system/host) & an end-point (add-in card) that supports full-duplex communications.
- The PCIe physical layer consists of:
 - Differential low-voltage signaling
 - 100MHz RefClk is either Common or Separate (SRIS/SRNS)
 - **Scalable widths:** x1, x2, x4, x8, x12, x16, x32
 - Scalable speeds: 2.5GT/s (Gen1), 5GTs (Gen2), 8GT/s (Gen3), 16GT/s (Gen4)
 - Utilizes connectors, e.g., CEM, U.2 (SFF-8639), M.2 or soldered directly to PCB
- Specifications are developed & maintained by the PCI-SIG, a consortium of >900 companies.

PCI Express Terminology

- Silicon
 - Referred to as "Base"
 - No compliance testing
- Form Factors
 - CEM
 - U.2 (SFF-8639)
 - M.2
- Interoperability → Compliance
 - "If you don't own both ends of the link, then you are in the world of interoperability"
 - Compliance measurements → PCI-SIG Fixtures + SigTest (Pass/Fail only)
 - Full measurements \rightarrow DPOJet + SDLA64
- Chip-to-Chip (Embedded)
 - No Interoperability \rightarrow No Compliance
 - Full measurements \rightarrow DPOJet + SDLA64
 - SigTest isn't used since it is assumes PCI-SIG fixtures



Lane = Two (2) differential pairs (4 wires): one Tx & one Rx Link = Connection between two ports & their interconnecting lanes

X

PCI Express Overview

Architecture and Neighboring Technologies



PCI Express is emerging as the primary, high-performance 8 MAY 2018 storage bus and SSD Interface

PCIe SSD Forecasted to Lead in Datacenter EXPECTED TO OVERTAKE SAS IN 2017 & SATA IN 2018



Source: Q1'16 Intel NSG Market Forecasting

- PCI Express (PCIe) projected as leading SSD interface in DC by 2017
- PCIe bandwidth is significantly higher than SATA
- NVM Express (NVMe--SW interface) has lower latency than SAS or SATA
- Increasing focus on scalability using protocol-driven dynamic cloud management and virtual storage-decreasing CPU overhead and improving performance

PCI EXPRESS TERMINOLOGY



PCI-SIG DevCon June 2012, "PCI-SIG Architecture Overview"

PCI-SIG & Gen3 Specs



PCI-SIG & Gen4 Specs



Agenda

- 1. Market Overview
- ➡ 2. Gen3 Overview
 - 3. Gen3 Tx
 - 4. Gen4 Overview
 - 5. Gen4 Tx
 - 6. Gen3 Rx
 - 7. Gen4 Rx



PCIe COMPLIANCE TESTING FOR INTEROPERABILITY

- PCIE holds regular compliance workshops/plugfests to certify individual devices' compliance and interoperability, typically 4x/yr
- Vendors who desire to be on PCI-SIG Integrator's List plan to attend PCI-SIG workshops where they must pass all four electrical tests & 80% of interoperability tests
- These vendors look at tests and test equipment and assume that if they buy & use the same equipment, they will pass the workshop electrical tests

PCIE 3.0 Electrical PHY Compliance Tests

Transmitter Testing

Receiver Jitter Tolerance Testing

Tx/Rx Link Equalization Testing

PLL Loop Bandwidth Testing

Compliance Equalization Presets

- Once in compliance mode, bursts of 100 MHz clock can be used to cycle through various settings of compliance presets to perform **automated** jitter, voltage, timing measurements.
- 11 presets for both Gen3 and Gen4 (22 total). All preset values must be supported by DUT.
- For Rx AIC testing, BER < 1E-12 while receiving any valid preset/TXEQ, or < 1E-4 while receiving either P7 or P8

Preset #	Preshoot (dB)	De-emphasis (dB)
P4	0.0	0.0
P1	0.0	-3.5 ± 1 dB
PO	0.0	-6.0 ± 1.5 dB
Р9	3.5 ± 1 dB	0.0
P8	3.5 ± 1 dB	-3.5 ± 1 dB
P7	3.5 ± 1 dB	-6.0 ± 1.5 dB
Р5	1.9 ± 1 dB	0.0
P6	2.5 ± 1 dB	0.0
Р3	0.0	-2.5 ± 1 dB
P2	0.0	-4.4 ± 1.5 dB
P10	0.0	Variable ¹



1. P10 levels are not fixed; its de-emphasis level is a function of the LF level that the Tx advertises during training. P10 is used to test the boost level of the Tx during full swing

Gen3 TX Gold Suite Test Plan

Toggle Preset	Signal Quality (Jitter, Eye) Up to the width of the port				Preset Eq
	Ln 0	Ln 3	Ln 7	Ln15	Ln 0
P0	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
P1					\checkmark
P2					\checkmark
P3					\checkmark
P4					\checkmark
P5					\checkmark
P6					\checkmark
P7	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
P8	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
P9					\checkmark
P10					\checkmark
Pass				All must	
condition	One preset per lane must pass			pass	

PCIE Reliance Upon Stable RefClk

Data transfer between two devices on the same PCB



Data transfer between main board and add-in board



Data transfer between multiple boards over a backplane



 PCIe RefClk provides a stable timing reference for the high-speed serial data transmission between two PCIe devices

 For reliable operation, RefClk must have low jitter

"Selecting the Optimum PCI Express Clock Source", Figure 2, page 2, Silicon Laboratories, Inc.

PCIe RefClk Architectures

 PCIe standard specifies a 100 MHz clock (Refclk) with greater than ±300 ppm frequency stability at both the transmitting and receiving devices and support for three distinct clocking architectures:



- Common most popular, supports SSC; same clock must be connected to all devices while maintaining skew <= 12 ns between devices
- Separate/independent used for cabled applications; SSC not historically used prior to Gen4; now becoming increasingly used via SRIS
- Data Clocked simplest to implement, but not very common

"Selecting the Optimum PCI Express Clock Source", Figure 3 page 3, Silicon Laboratories, Inc.

DPOJet for PCIe 1/2/3 RefClk IMPORTANCE OF ACCURATE PCIE REFCLK MEASUREMENTS

- PCIe RefClk signal has very tight jitter requirements even though it only operates @ 100MHz
- RefClk jitter has direct impact on the quality of the data transfer between PCIe Tx & Rx
- Clock-data recovery (CDR) process must be able to track those jitter frequencies that are within it's bandwidth, & limit those it cannot track
- The PCIe Base Spec defines the:
 - Untrackable jitter spectrum using <u>multiple</u> transfer functions (H1, H2, H3, etc.) that represent the loop bandwidths of the CDR & PLLs that affect the data recovery process
 - Overall transfer function, parameters (peaking & bandwidth), & jitter limits for each of the 3 clocking architectures (common, data clocked, & separate)

PCIe 1/2/3 RefClk Specs

Common	Description	Symbol	Limit	Units
PCle 1.1	Random Jitter	Rj	4.7	ps pk-pk
	Deterministic Jitter	Dj	41.9	ps pk-pk
	Total Jitter where Tj = Dj + 14.069 x Rj (for BER 10 ⁻¹²)	тј	108	ps pk-pk
PCle 2.1	High Frequency RMS Jitter Measured from 1.5 MHz to Nyquist (or $f_{REFCLK} \div 2$)	J _{RMS-HF}	3.1	ps RMS
	Low Frequency RMS Jitter Measured from 10 kHz to 1.5 MHz	J _{RMS-LF}	3.0	ps RMS
PCle 3.1	Random Jitter	J _{RMS}	1.0	ps RMS
Note: All jitter measurements are filtered using the overall transfer function(s) defined in Figure 4 after all combinations of parameters have been exercised. See Appendix A–D.				

Data Clocked		Description	Symbol	Limit	Units
PCle 1.1	Not o	t defined in PCIe standards			
PCle 2.1	High Meas	Frequency RMS Jitter sured from 1.5 MHz to Nyquist (or f _{REFCLK} ÷ 2)	J _{RMS-HF}	4.0	ps RMS
	Low Meas	Frequency RMS Jitter sured from 10 kHz to 1.5 MHz	J _{RMS-LF}	7.5	ps RMS
PCle 3.1	Rand	lom Jitter	J _{RMS}	1.0	ps RMS
Note: All jitter measurements are filtered using the overall transfer function(s) defined in Figure 4 after all combinations of parameters have been exercised. See Appendix A.					

Separate		Description	Symbol	Max	Units
				Limit	
PCle Gen2	RMS	Refclk jitter for SRIS architecture at 5.0Gb/s (Gen2)	TREFCLK-RMS-SRIS	2.0	ps RMS
PCle Gen3	RMS	Refclk jitter for SRIS architecture at 8.0Gb/s (Gen3)	TREFCLK-RMS-SRIS	0.5	ps RMS

- PCIe RefClk Rj (Random Jitter) spec has shrunk from 4.7ps (Gen1) to 1.0ps (Gen3)
- Gen4 target spec is <1.0ps (possibly 700fs)

"Selecting the Optimum PCI Express Clock Source", Table 1, 2, 3, pages 6, 8, 9, Silicon Laboratories, Inc.



DPOJet for PCIe 1/2/3 RefClk MEASUREMENTS



DPOJet for RefClk - Reports



18 MAY 2018

 Detailed reports with scope configuration and measurement results including plots are available

Agenda

- 1. Market Overview
- 2. Gen3 Overview
- **3**. Gen3 Tx
 - 4. Gen4 Overview
 - 5. Gen4 Tx
 - 6. Gen3 Rx
 - 7. Gen4 Rx



PCI Express Form Factors



SFF-8639 Connector → U.2 Connector

Current SATA Connector

- Uses legacy SATA pin pitch
- Keyed to preclude the insertion of a non-SATA drive



Current SAS Connector

- Added additional signaling pins for a secondary port option at with a tighter, modern, pin pitch
- Supports both SATA and SAS drives



SFF 8639 Connector

- Fills out all remaining pin capacity of the legacy form factor
- Designed to support many protocols
- Enterprise mapping supports legacy SATA, SAS, and modern PCIe* drives simultaneously
- Both single port X4 and dual port X2 drives
- PCI-SIG Specification now at rev. 0.7



SSF 8639 connector expected to meet same CEM electrical requirements as standard PCIe connector

Source:SFF-8639 PCIe* SSD Ecosystem Readiness and Electrical Testing Update, Flash Memory Summit 2014



New PCI-SIG U.2 Compliance Fixtures SUPPORTED IN TEKEXPRESS





- Similar to CBB3
- Tests add-in cards
- 4 lanes

- Similar to CLB3
- Tests systems
- 4 lanes

Tektronix PCIE3 Tx Solution APPROVED FOR PCI-SIG INTEGRATOR'S LIST TESTING



PCIe Base vs Form Factor (CEM/U.2)



Measure for Base

Measure for CEM & U.2



18 MAY 2018



PCIe Base vs CEM Testing

- What test point each type of testing addresses?
- How do we get to see the signal at the point of interest?



Base Spec Tx Testing

- Base Specification Measurements are defined at the pins of the transmitter
- Signal access at the pins is often not possible
- De-embedding is required to see what the signal looks like at the pins of the TX, without the added effects of the channel
- S-Parameters are acquired on the replica channel
- Measurement at TX pins can also be enabled by high fidelity probes, eg P7700



SDLA SERIAL DATA LINK ANALYSIS



CEM & U.2 Spec Tx Testing System & Add-In Card

- CEM Specification Measurements are defined at the slicer of a receiver
- Signal access is not possible
- Embedding of the compliance channel and package, as well as application of the behavioral equalizer is required
- SigTest or custom software like DPOJET will perform the embedding and calculate measurements



Testing Challenges in Tx

- Meet the requirements for effective testing
 - $\sqrt{10}$ Compliance mode support, proper patterns and toggling mechanism
 - $\sqrt{}$ Correct Tx equalization settings and preset and Lane ID encoding in Tx compliance pattern
- Why so many presets? How to capture so many lanes?
 √ The answer is test automation, RF switch
- Measurement algorithms

 $\sqrt{}$ Implemented in SigTest, or scope specific software

• How to achieve required confidence level and beyond?

 $\sqrt{}$ Length and number of waveforms (for Tx)

System/Host Test Fixture

Compliance Load Board (CLB)

- Used for testing System Boards 0
- All Tx / Rx Lanes and Ref Clk routed to SMP 0
- Compliance Mode Toggle Switch 0
- Various types of Edge Connectors to support 0 different types of Slots on System Boards
- 0



AFG or AWG

Add-In Card Test Fixture

- Compliance Base Board (CBB)
 - Used for Testing Add-In cards
 - All Tx / Rx Lanes are routed to SMP
 - Compliance Mode Toggle Switch
 - Low Jitter Clean Reference Clock
 - Separate CBB for Gen 1/2/3



Gen3 U.2 Compliance Base Board (CBB3)



😿 18 MAY 2018

Automation Simplifies Tx Testing

- While convenient single capture capability is essential, automation makes the testing practical
- Iterate over multiple presets and lanes
- Gather results in a single report
- Provide means for quick switch to debugging and additional measurements
- Remove test fixture effects by using de-embedding

TekExpress for PCIe (Opt PCE3)

- TekExpress Automation for Tx Compliance with unique features including:
 - $\sqrt{\rm Sets}$ up the Scope and DUT for testing
 - √ Toggles thru and verifies the different Presets and Bit Rates
 - $\sqrt{}$ Tests multiple slots and lanes
 - $\sqrt{\rm Acquires}$ the data
 - √ Processed with PCI-SIG SigTest
 - $\sqrt{10}$ Provides custom reporting


TekExpress - Setup



TekExpress – Test



TekExpress – Reports

	Overa Sign	all Test Result 😧 Pa al Test Preset Test	3 5				Preferences	
up	1	Description	Details	Generation	Pass/Fail	Value	Margin	
	► E) Lane0			Pass			
tus		Unit Interval	Mean Unit Interval	8Gbps P07	🥑 Pass	125.0090 ps	L: 0.0465 ps H: 0.0235 ps	
ults		High Limit			📀 Pass	125.0325		
		Low Limit			📀 Pass	124.9625		
orts		⊕ Mask Hits(All Bits) Mask Hits	8Gbps P07	Pass	0.0000 hits	H: 0.0000 hits	=
		⊕ Composit Eye Height	Composit Eye Height	8Gbps P07	Pass	105.7689 mV	L: 71.7689 mV	
		 Transition Eye Diagram 	Min Transition Eye Height	8Gbps P07	Informative	107.2269 mV	N.A	
			Min Transition Voltage	8Gbps P07	Pass	-0.1264 mV	L: 599.8736 mV	
		 Transition Eye Diagram 	Max Transition	8Gbps P07	Pass	0.1289 mV	H: 599.8711 mV	
			Min Transition Top Margin	8Gbps P07	Pass	0.0259 mV	L: 0.0259 mV	
		 Transition Eye Diagram 	Min Transition Bottom Margin	8Gbps P07	Pass	-0.0314 mV	H: 0.0314 mV	
		⊕ Transition Eye Diagram	Transition Eye Mask Hits	8Gbps P07	Pass	0.0000 hits	H: 0.0000 hits	
		Non Transition Ey Diagram	e Min Non Transition Eye Height	8Gbps P07	Informative	112.3181 mV	N.A	
		Non Transition Ey	e Min Non Transition	8Gbps P07	🐼 Pass	-0.1274 mV	L: 599.8726 mV	

PCIe Decoder (Opt SR-PCIe)

- Decodes and displays PCIe data using characters and names that are familiar from the standard, such as:
 - SKP
 - Electrical Idle
 - EIEOS
- Easily configured through "Bus Setup" under "Vertical" menu with a variety of user-adjustable settings
- Results table shows time-correlated listing of events time-correlated with waveform view
- Integrated search with marks
- Triggering up to 6.25Gbs (Gen1 & Gen2 only)







PCIe Decoder (Opt SR-PCIe)

Decoding of PCIe Gen3 compliance pattern Tx preset encoding

Decode results show correct value of "87h" or "1000b" (as shown in Results Table) for Transmitter Preset **P8** (-3.5dB de-emphasis with +3.5dB preshoot) on Lane 0

<u>F</u> ile	<u>E</u> dit <u>V</u> er	rtical H <u>o</u> riz/	Acq <u>T</u> rig	<u>D</u> isplay	<u>C</u> ursors M	ea <u>s</u> ure Mas <u>k</u>	<u>M</u> ath M <u>y</u> Scope	<u>A</u> nalyze <u>U</u> tilities	Help		DPO	73304D	Tek		X
		ndroegen termentensende		and an induced	ekoneral legenti henerel ne		a and a set have the Ana		dan seria	ANTER DECISE DECISE DECES		andaaalaas			n an last
M1							<u>+ + + + =</u>								
	31														
		• • • •					+								
		<u>/</u>			. Millind	natharaalta	1000 (A			he e e	A. Inter-	· • • • • • • • • • • • • • • • • • • •	th:		
	1977-747 aget 6478	and a work of the second	_{la fan de la constant} de la constant de la constant La constant de la cons	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		NY ALAY I	h h h h h hav	AADerkällikkkannaaaden	KANDANADA Y	Cardon and and	Mar	لالوافيرل ((_{ال} ارم) _و ال	Y Va	l'indefectes dans dans dans dans dans dans dans dan	Monton.
							алар (1911) - тараан (1914) - т			· · · · ·					-
M1>	i i i i	+++++++++++++++++++++++++++++++++++++++		+			·····	+ + + + + + - + - + - + - + - + - + - +			╵┼╴┟╴┼╷╴╴╸	-+-+	+ +		
						hallalla						· · ·	· / ·		
	-	Kungentering	وويد والمراجع ومن المراجع	and and the Source and the second			A start	www.		Jun vining and	Why haven	werence h	K. Sw	(manananana	
		¥ • • •	·	· ·					i. TALBAL	<u> </u>	γις 		<u>''</u>	· · ·	
81-	BIFFNFFI	h <mark>00h,00h,00</mark>	00h,00h	00h 00h	00h()55h(55l	h 55h 55h 55h	55h 55h 87h 00h (00h)00h)00h)00h)	000,000,000	h <mark>()FFh</mark> FFh)FF	h <mark>F0h/00h/</mark>	00h/00h/8	7h <mark>/</mark> 001	h <mark>(00h)</mark> 00l	h <mark>)00h</mark>
													· · ·		
	44.2		500 B	42.50	-	44.2-24	2.24== .20.0=		ANG-JAL		20.000		·/	20.0	V
	C1 44.2	mV/div	50Ω B	₩:12.5G	Z1C2	44.2mV 4.0ns	-3.24ns 36.8n	s A' Cr	📄 Width		20.0µs/di	iv 50.0GS Sir	5/s nale S	20.0ps	/pt
	C1 44.2 C2 44.2 M1 88.4	mV/div mV/div mV 20.0µs	50Ω B	₩:12.5G ₩:12.5G	21C2 21M1	44.2mV 4.0ns 88.4mV 4.0ns	-3.24ns 36.8n -3.24ns 36.8n	s A' Ca	D Width		20.0µs/di Preview 0 acqs	iv 50.0GS Sir	i/s ngle S	20.0ps eq RL:10.0M	/pt 1
	C1 44.2 C2 44.2 M1 88.4 1C1 44.2	mV/div mV/div mV 20.0µs mV 4.0ns	50Ω B 50Ω B	₩:12.5G ₩:12.5G 36.8ns	2102 21M1	44.2mV 4.0ns 88.4mV 4.0ns	-3.24ns 36.8n -3.24ns 36.8n	s A' Co	D Width		20.0µs/di <mark>Preview</mark> 0 acqs Man D	iv 50.0GS Sir ecember	6/s ngle S 11, 20	20.0ps eq RL:10.0M 13 16:2	/pt /1 !2:50
Resul	C1 44.2 C2 44.2 M1 88.4 21C1 44.2 ts Table	mV/div mV/div mV 20.0µs mV 4.0ns	50Ω B 50Ω B	₩:12.5G ₩:12.5G 36.8ns	21C2 21M1	44.2mV 4.0ns 88.4mV 4.0ns	-3.24ns 36.8n -3.24ns 36.8n	s s	D Width		20.0µs/di <mark>Preview</mark> 0 acqs Man D	iv 50.0GS Sii ecember	6/s ngle S 11, 20	20.0ps eq RL:10.0M 13 16:2	/pt M 22:50
Resul B1	C1 44.2 C2 44.2 M1 88.44 21C1 44.2 ts Table Marks	tmV/div tmV/div tmV 20.0µs tmV 4.0ns	50Ω B 50Ω B	₩:12.5G ₩:12.5G 36.8ns	21C2 21M1	44.2mV 4.0ns 88.4mV 4.0ns	-3.24ns 36.8n -3.24ns 36.8n	s s	Width		20.0µs/di Preview 0 acqs Man D	iv 50.0GS Sir ecember	5/s ngle S 11, 20	20.0ps eq RL:10.0M 13 16:2	/pt M 22:50
Resul	C1 44.2 C2 44.2 M1 88.4 Z1C1 44.2 ts Table Marks Index	mV/div mV/div mV 20.0µs mV 4.0ns s	50Ω B 50Ω B -3.24ns	₩:12.5G ₩:12.5G 36.8ns	Z1C2 Z1M1 e Type	44.2mV 4.0ns 88.4mV 4.0ns	-3.24ns 36.8n -3.24ns 36.8n Character Symbol	s s Character KCode	Width Data (hex)	Data (binary)	20.0µs/di Preview 0 acqs Man D Descrambl	iv 50.0GS Sil ecember ed (hex)	6/s ngle S 11, 20	20.0ps. eq RL:10.0M 13 16:2	/pt M 22:50
Resul	C1 44.2 C2 44.2 M1 88.4 Z1C1 44.2 ts Table Marks Index 104009	mV/div mV/div mV 20.0µs mV 4.0ns s s s start Time 9 10. 26n	50Ω B 50Ω B -3.24ns	₩:12.5G ₩:12.5G 36.8ns et Rate	Z102 Z1M1 e Type Contro	44.2mV 4.0ns 88.4mV 4.0ns Symbol 1 1010 1010	-3.24ns 36.8n -3.24ns 36.8n Character Symbol	S S Character KCode	Data (hex)	Data (binary) 01010101b	20.0µs/di Preview 0 acqs Man D Descrambl	iv 50.0GS Sir ecember ed (hex)	5/s ngle S 11, 20	20.0ps eq RL:10.0M 13 16:2 Dock	/pt M 22:50
Resul	c1 44.2 c2 44.2 M1 88.4 z1c1 44.2 ts Table Marks Index 104009 104010	mV/div mV/div mV 20.0µs mV 4.0ns s s s s s s 10.26n 11.26n	50Ω 8 50Ω 8 -3.24ns	ý:12.5G ý:12.5G 36.8ns et Rate	Z102 Z1M1 e Type Contro Contro	44.2mV 4.0ns 88.4mV 4.0ns Symbol 1 1010 1010 1 1010 1010	-3.24ns 36.8n -3.24ns 36.8n Character Symbol	S Character KCode	Data (hex) 55h 55h	Data (binary) 01010101b 01010101b	20.0µs/di Preview 0 acqs Man D Descrambl	iv 50.0GS Sir ecember ed (hex)	6/s ngle S 11, 20	20.0ps eq RL:10.0M 13 16:2 Dock	/pt M 22:50
Resul	c1 44.2 c2 44.2 M1 88.4 z1c1 44.2 ts Table Marks Index 104009 104010 104011	mV/div mV/div mV 20.0µs mV 4.0ns s s s s s 10.26n 11.26n 11.26n 12.26n 13.26n	50Ω 8 50Ω 8 -3.24ns	 ₩:12.5G ₩:12.5G 36.8ns et Rate 	2102 21M1 e Type Contro Contro Contro	44.2mV 4.0ns 88.4mV 4.0ns Symbol 1 1010 1010 1 1010 1010 1 1010 1010 1 1010 1010	-3.24ns 36.8n -3.24ns 36.8n Character Symbol	S S Character KCode	Data (hex) 55h 55h 55h 55h	Data (binary) 01010101b 01010101b 01010101b 01010101b	20.0µs/di Preview 0 acqs Man D Descrambl	iv 50.0GS Sir ecember ed (hex)	5/s ngle S 11, 20	20.0ps eq RL:10.0M 13 16:2 Dock Options Expo	/pt M 22:50 3 V rt
Resul	c1 44.2 c2 44.2 M1 88.4 z1c1 44.2 Its Table Marks Index 104009 104010 104011 104012 104013	mV/div mV/div mV 20.0µs mV 4.0ns s s s s s 10.26n 11.26n 11.26n 12.26n 13.26n 3 14.26n	50Ω 8 50Ω 8 -3.24ns	₩:12.5G ₩:12.5G 36.8ns et Rate	2102 21M1 21M1 contro Contro Contro Contro	44.2mV 4.0ns 88.4mV 4.0ns symbol 1 1010 1010 1 1010 1010 1 1010 1010 1 1010 1010 1 1010 1010	-3.24ns 36.8n -3.24ns 36.8n Character Symbol	S S Character KCode	Width Data (hex) 55h 55h 55h 55h 55h 55h	Data (binary) 01010101b 01010101b 01010101b 01010101b 01010101	20.0µs/di Preview 0 acqs Man D Descrambl	ecember	5/s ngle S 11, 20	20.0ps eq RL:10.0M 13 16:2 Dock Options Expo	/pt M 22:50
Resul	C1 44.2 C2 44.2 M1 88.4 Z1C1 44.2 Its Table Marks Index 104009 104010 104011 104013 104014	mV/div mV/div mV 20.0µs mV 4.0ns s s s s tart Time 10.26n 11.26n 12.26n 12.26n 12.26n 12.26n 14.26n 14.26n	50Ω 8 50Ω 8 -3.24ns	 ₩:12.5G ₩:12.5G 36.8ns 4 4<td>2102 21M1 21M1 e Type Contro Contro Contro Contro Contro</td><td>44.2mV 4.0ns 88.4mV 4.0ns 88.4mV 4.0ns 1 1010 1010 1 1010 1010 1 1010 1010 1 1010 1010 1 1010 1010 1 1010 1010 1 1110 0001</td><td>-3.24ns 36.8n -3.24ns 36.8n Character Symbol</td><td>S Character KCode</td><td>Width Data (hex) 55h 55h 55h 55h 55h 55h 55h 87h</td><td>Data (binary) 01010101b 01010101b 01010101b 01010101b 01010101b 01010101b 01010101b 01000111b</td><td>20.0µs/di Preview 0 acqs Man D Descrambl</td><td>ecember ed (hex) ed (</td><td>5/s ngle S 11, 20</td><td>20.0ps eq RL:10.0M 13 16:2 Dock Options Expo</td><td>/pt M 22:50 \$ \$ (t) y</td>	2102 21M1 21M1 e Type Contro Contro Contro Contro Contro	44.2mV 4.0ns 88.4mV 4.0ns 88.4mV 4.0ns 1 1010 1010 1 1010 1010 1 1010 1010 1 1010 1010 1 1010 1010 1 1010 1010 1 1110 0001	-3.24ns 36.8n -3.24ns 36.8n Character Symbol	S Character KCode	Width Data (hex) 55h 55h 55h 55h 55h 55h 55h 87h	Data (binary) 01010101b 01010101b 01010101b 01010101b 01010101b 01010101b 01010101b 01000111b	20.0µs/di Preview 0 acqs Man D Descrambl	ecember ed (hex) ed (5/s ngle S 11, 20	20.0ps eq RL:10.0M 13 16:2 Dock Options Expo	/pt M 22:50 \$ \$ (t) y
Resul B1	c1 44.2 c2 44.2 M1 88.4 Z1C1 44.2 Its Table Marks Index 104005 104012 104013 104014 Set	mV/div mV/div mV 20.0µs mV 4.0ns s s s s s 10.26n 0 11.26n 1 12.26n 1 12.26n 2 13.26n 3 14.26n 4 15.27n	50Ω B 50Ω B -3.24ns Ordered S	ý:12.5G ý:12.5G 36.8ns et Rate	2102 21M1 e Type Contro Contro Contro Contro Contro	44.2mV 4.0ns 88.4mV 4.0ns 5ymbol 1 1010 1010 1 1010 1010 1 1010 1010 1 1010 1010 1 1010 1010 1 1010 1010 1 1110 0001	-3.24ns 36.8n -3.24ns 36.8n Character Symbol	S S Character KCode	Width Data (hex) 55h 55h 55h 55h 55h 87h	Data (binary) 01010101b 01010101b 01010101b 01010101b 01010101b 01010101b 01010101b 10000111b	20.0µs/di Preview 0 acqs Man D Descrambl	iv 50.0GS Sir ecember ed (hex) - - - - - - - - - - - - - - - - - - -	5/s ngle S 11, 20	20.0ps eq RL:10.0M 13 16:2 Dock Options Expo Cop	/pt M 22:50 x rt y as
Resul B1	c1 44.2 c2 44.2 M1 88.4 z1c1 44.2 its Table Marks Index 104009 104010 104011 104013 - 104014 3 - 104014 - - - - - - - - - - - - -	mV/div mV/div mV 20.0µs mV 4.0ns s Start Time 9 10.26n 2 11.26n 1 12.26n 1 12.26n 2 13.26n 3 14.26n 4 15.27n	50Ω 8 50Ω 8 -3.24ns Ordered 5	<pre>w:12.5G w:12.5G 36.8ns et Rate </pre>	2102 21M1 21M1 e Type Contro Contro Contro Contro Contro Contro	44.2mV 4.0ns 88.4mV 4.0ns Symbol 1 1010 1010 1 1010 1010 1 1010 1010 1 1010 1010	-3.24ns 36.8n -3.24ns 36.8n Character Symbol	S Character KCode	Width Data (hex) 55h 55h 55h 55h 55h 55h 87h	Data (binary) 01010101b 01010101b 01010101b 01010101b 01010101b 01010101b 01010101b 01010111b	20.0µs/di Preview 0 acqs Man D Descrambl 	iv 50.0GS Sir ecember ed (hex) 1 - - - - - - - - - - - - - - -	5/s ngle S 11, 20	20.0ps eq RL:10.0M 13 16:2 Dock Options Expo Cop	/pt M 22:50 s V rt y gs
Resul B1	c1 44.2 c2 44.2 M1 88.4 21c1 44.2 Its Table Marks 104002 104011 104012 104013 104014 set)00b 104015	mV/div mV/div mV 20.0µs mV 4.0ns s s s 10.26n 11.26n 12.26n 12.26n 14.26n 14.26n 15.27n	50Ω B 50Ω B -3.24ns Ordered S	<pre>%:12.5G %:12.5G 36.8ns et Rate </pre>	Z102 Z1N1 Z1N1 Contro Contro Contro Contro Contro Contro	44.2mV 4.0ns 88.4mV 4.0ns 88.4mV 4.0ns 1 1010 1010 1 1110 0001	-3.24ns 36.8n -3.24ns 36.8n	S Character KCode	Width Data (hex) 55h 55h 55h 55h 55h 60h	Data (binary) 01010101b 01010101b 01010101b 01010101b 01010101b 01010101b 01010101b 00000000b	20.0µs/di Preview 0 acqs Man D Descrambl 	iv 50.0GS Sir ecember ed (hex) - - - - - - - - - - - - - - - - - - -	5/s ngle S 11, 20	20.0ps eq RL:10.0M 13 16:2 Dock Options Expo Cop Settin Clos	/pt M 22:50 s V rt y gs e
Resul B1	C1 44.2 C2 44.2 M1 88.44 Z1C1 44.2 Its Table Marks Index 104005 104011 104012 104013 - 104014 set)00b - 104015 Ie	mV/div mV/div mV 20.0µs mV 4.0ns s s s s s 10.26n 11.26n 11.26n 12.26n 13.26n 14.26n 15.27n 5 16.26n	50Ω B 50Ω B -3.24ns Ordered S	 iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii	2102 21111 21111 21111 201110 Contro Contro Contro Contro Contro Contro	44.2mV 4.0ns 88.4mV 4.0ns 5ymbol 1 1010 1010 1 1010 1010 1 1010 1010 1 1010 1010 1 1010 1010 1 1010 1010 1 1110 0001 1 1110 0000 1 0000 00000 press Base	-3.24ns 36.8n -3.24ns 36.8n Character Symbol	S S Character KCode NOV-2013).	Width Data (hex) 55h 55h 55h 55h 55h 55h 60h	Data (binary) 01010101b 01010101b 01010101b 01010101b 01010101b 01010101b 01010101b 00000000b	20.0µs/di Preview 0 acqs Man D Descrambl 	iv 50.0GS Sir ecember ed (hex) - - - - - - - - - - - - - - - - - - -	5/s ngle S 11, 20	20.0ps eq RL:10.0M 13 16:2 Dock Options Expo Cop Settin Clos	/pt M 22:50 s V rt y gs e



RF Switch and Auto Toggling

- Use RF switch to handle multiple lanes without reconnections
 - $\sqrt{Must provide termination to maintain compliance mode}$
 - $\sqrt{}$ Use programmatic interface to control from automation software
 - $\sqrt{}$ While switches typically have good signal quality at 4GHz, extra cables must be accounted for by de-embedding
 - $\sqrt{10}$ Design you device so that automatic toggling works for all presets

PCI Express Tx Test with RF Switch



18 MAY 2018

Cable and RF Switch De-embed

<u>F</u> ile	Edit	⊻ertical	H <u>o</u> riz/Acq	Irig Di	isplay	Cursors	Mea <u>s</u> ure N	tas <u>k M</u>	ath MySc	ope <u>A</u> na	lyze <u>U</u> 6il	ities <u>H</u> elp			Tek		X
			TekExpr	ress PC	l Expr	ress - ((PCIE_DUT	п)*		+			Options	•	×		
M			Setup Status Results	1 DU 2 Tes 3 Acc	T st Sele quisitic	ction	DUT ID DU Acquire SigTest Mo Version Gen3 - 3.	JT001 Ilve wav de User 0 v	eforms r Defined	OUse p	tion	Slot Nu led waveform files Device Type System-Board	umber 01	Parase			And magazine
		40.0 40.0	Reports	4 Cor	nfigura eferenc	ation ces	Device Pr Data Rates 2.5 Gb/s 5 Gb/s 8 Gb/s Voltage Sw	Lini	k Analys 2.5 Gb/s 5 Gb/s	ils s	De-I	Embed Embed				8	/pt /1 11:22
	Jitte Sele Confi Rese Plo	ect gur ults ots		Status Rea	ady	U U	Even Selected Tr L0,L03,L0		8 Gb/s		V De-E	Embed Cable_ ed fx_Test_Embed01 est Equalization	de-embed.fit SigTes _SigTest_50G : Optimi	st T s4p ze T	Browse)	
	Rep	orts	Standard	_						-		-			-		

Comparison of De-embedding: Add-In Card

Add-In-Card (P7)	With de-embed	Without de-embed	Diff
SigTest Measurement	Switch & extra cable effects removed	Switch and cable effects present	
Max Peak to Peak Jitter	43.167ps	42.212ps	2.26%
Minimum eye width	83.028ps	83.236ps	-0.19%
Deterministic Jitter d-d	35.605ps	35.436ps	0.48%
Random Jitter	0.453ps	0.450ps	0.67%
Composit Eye height	0.110V	0.101V	8.91%
Min Transition Eye Height	0.111V	0.103V	7.77%
Min Non-transition Eye Height	0.115V	0.109V	5.50%

Comparison of De-embedding: System

System Board (P7)	With de-embed	Without de- embed	Diff
SigTest Measurement	Switch & extra cable effects removed	Switch and cable effects present	
Max Peak to Peak Jitter	42.614ps	41.619ps	2.39%
Minimum eye width	81.566ps	82.443ps	-1.06%
Deterministic Jitter d-d	31.261ps	31.653ps	-1.24%
Random Jitter	0.865ps	0.775ps	11.61%
Composit Eye height	0.132V	0.129V	2.33%
Min Transition Eye Height	0.165V	0.152V	8.55%
Min Non-transition Eye Height	0.141V	0.134V	5.22%

Testing Beyond Compliance

- What happens if a measurement fails Compliance?
- Could it be the channel?
 - Measurements can be taken before the channel to evaluate results
 - Different channel models can be created using SDLA Visualizer
- How does the optimized Rx setting compare to other settings?
 - Easily compare the results of multiple Equalization settings
- Does deeper analysis of the waveform need to be done?
 - PCIe specific measurements can be taken in Tektronix' measurement system DPOJET
 - Determine if data dependent, uncorrelated or pulse width jitter is in spec
 - Measurements filters and settings can be adjusted to get to root cause, but remember you must pass SigTest to be certified for compliance
- Is the Tx compliant?
 - NEW PCIe 3.0 base spec measurements are available to verify Tx compliance





Agenda

- 1. Market Overview
- 2. Gen3 Overview
- 3. Gen3 Tx
- ➡ 4. Gen4 Overview
 - 5. Gen4 Tx
 - 6. Gen3 Rx
 - 7. Gen4 Rx



Gen4 Overview

Key Enhancements From PCIe Gen3

- Key attributes/requirements of PCIe 4.0
 - o 16 GT/s, using scrambling, same as 8 GT/s, no encoding change
 - Reduction in Rj (random jitter) from 3ps (PCIe3) to ~1ps (PCIe4) [PCIe Base Spec, Table 9.8]
 - Maintains compatibility w/ PCIe installed base
 - o Connector enhanced electrically
 - Gen4 connector backwards-compatible with Gen1/2/3
 - Gen1/2/3 connector, however, will not accept Gen4 add-in cards
 - Limited channel: ~12", 1 connector; repeater (both redriver & retimer) for longer channels and/or 2nd connector
- New 'SRIS' independent RefClk modes
 - SRNS Separate RefClk Independent with No SSC Architecture
 - SRIS Separate RefClk Independent with SSC Architecture
- New Rx Lane Margining feature
- Rev 1.0 Base spec released in Oct 2017
- Rev 0.7 Base spec draft

Agenda

- 1. Market Overview
- 2. Gen3 Overview
- 3. Gen3 Tx
- 4. Gen4 Overview
- **5**. Gen4 Tx
 - 6. Gen3 Rx
 - 7. Gen4 Rx



PCIe 4.0

Electrical Tests Under Development

Tx signal quality test at 16GT/s

End of channel eye diagram

Tx preset equalization test at 16GT/s

Preset 0 – Preset 10

16.0GT/s receiver test

Stressed eye receiver loopback test

Link equalization handshaking at 16GT/s

- Tx starts with correct preset requested through protocol
- Tx responds to protocol changes and adjusts
- · Rx correctly adjusts the link Tx and operates with a stressed eye

All 2.5/5.0/8.0GT/s Testing Still Required for 4.0 Integrators List for a 16GT/s Capable Device



PCIe 4.0 (System) Tx Signal Quality Test at 16 GT/s

PC

SIG

Channel Setup

- CLB plugs into system -> Variable ISI Board -> Scope
- 8dB at 8GHz of additional loss (including package embedding)
- Power on System
- Scope bandwidth = 25GHz
- 3dB package model embedded on scope
- Toggle DUT to transmit 16GT/s Compliance Pattern
 - 1ms pulse of 100MHz clock signal into Rx Lane0
- Capture 2.0M UI waveform for every Tx EQ Preset
- Waveforms post processed using SigTest
 - · Ref clock captured with data waveform and used for clock recovery
 - Behavioral Rx Equalization applied
 - Eye width & Eye height @ E-12
 - Each lane must pass SigTest analysis for at least one Tx EQ Preset
 - EW > 0.3UI (with TBD adjustment due to lack of cross-talk, etc. in test fixtures)
 - EH > 15mV (with TBD adjustment due to lack of cross-talk, etc. in test fixtures)

Gen 4 System Tx Test



PCIe 4.0 (Add-in Card) Tx Signal Quality Test at 16 GT/s

PCI

SIG

Channel Setup

- Add-in Card plugs into CBB -> Variable ISI Board -> Scope
- 20dB at 8GHz of additional loss (including package embedding)
- Power on CBB
- Scope bandwidth is 25GHz
- 5dB package model embedded on scope
- Toggle DUT to transmit 16GT/s Compliance Pattern
 - 1ms pulse of 100MHz clock signal into Rx Lane0
- Capture 2.0M UI waveform for every Tx EQ Preset
- Waveforms post processed using SigTest
 - Time Domain CDR algorithm used to recover clock
 - Behavioral Rx Equalization applied
 - Eye width & Eye height @ E-12
 - Each lane must pass SigTest analysis for at least one Tx EQ Preset
 - EW > 0.3UI (with TBD adjustment due to lack of cross-talk, etc. in test fixtures)
 - EH > 15mV (with TBD adjustment due to lack of cross-talk, etc. in test fixtures)

Gen 4 Add-in Card Tx Test



🚺 18 MAY 2018

NEW Tx Gen4 Base Automation Solution

via TekExpress Automation Tool

	oress PCI Express	(Untitled)*	A.11.
		Start	Allov
Satur		DUT ID DUT001	auto
Setup	Ĭ	Acquire live waveforms O Use pre-recorded waveform files	Base
Status	2 Test Selection	SigTest Mode Compliance	ohor
	3 Acquisitions	Specification Device Type Version	Char
Results	I	BaseSpec TX Test Board V Gen4 - 4.0 V	Avai
Reports	4 Configuration		70K
	5 Preferences	Data Rates Transmitter Equalization Link Analysis	
	T	Setup	
			press PCI Expre
		S Gb/s Presets Selected Presets for Signal Quality P0.P01.P02.P03.P04.P05.P06.P07.P08.P09.P10	
		✓ 16 Gb/s Selected Presets for Signal Quality P0,P01,P02,P03,P04,P05,P06,P07,P08,P09,P10	OUT
		SSC Meas Limits	2 Test Select
		On Off Setup	
		Multi-Lane Automated DUT Control Setup	3 Acquisition
		Selected Lanes Signal Validation	Configuratio
		LU Prompt me if Signal Check Fails	
		Perform Pattern Decoding	5 Preference
	Ready.		

Allows users to perform Gen4 Base silicon automated test and validation per the Gen4 PCIe Base spec, using either SigTest or DPOJET/SDLA characterization tools.

Available through existing **Opt PCE4** for applicable 70K DX and SX scopes

DUT	BaseSpec :	IX lest Board : Gen3	Gen4 - 4.0 Gen4	Deselect A	I) Select All	
Test Selection	Signal Tes	T Preset Test	Preset Test			
		Preset	Preshoot	Deemphasis	Dependencies	
Acquisitions		P0	0.0 dB	-6.0 dB	P04	
		P01	0.0 dB	-3.5 dB	P04	
Configuration		P02	0.0 dB	-4.4 dB	P04	
Conliguration		P03	0.0 dB	-2.5 dB	P04	
		P04	0.0 dB	0.0 dB	-	
Preferences		P05	1.9 dB	0.0 dB	P04	
		P06	2.5 dB	0.0 dB	P04	
		P07	3.5 dB	-6.0 dB	P05,P02	
		P08	3.5 dB	-3.5 dB	P06,P03	
		P09	3.5 dB	0.0 dB	P04	
		P10	0.0 dB	-9.5 dB	P04	
	Lanes)		Show M	101	

DPOJet for PCIe1/2/3/4 RefClk MEASUREMENTS

Same as Gen3 RefClk but with Gen4 RefClk limits



PCIe Decoder (Opt SR-PCIe) for Gen1-4

- Decodes and displays PCIe data using characters and names that are familiar from the standard, such as:
 - SKP
 - Electrical Idle
 - EIEOS
- Easily configured through "Bus Setup" under "Vertical" menu with a variety of useradjustable settings
- Results table shows time-correlated listing of events time-correlated with waveform view
- Integrated search with marks
- Tek BSX BERTScope protocol/pattern match can be used to cross-trigger scope, which can use SR-PCIe for Tx/Rx link training test and debug
- Decoding available for PCIe Gen1-4
- Serial triggering for debug available for PCIe Gen1-2



16GT/s Gen4 Capable!

Tektronix PCIe Tx Solution



SX Scope utilizes patented ATI (asynchronous time interleaving) technology to provide best-in-class noise floor performance including 32GT/s (PCIe Gen5)

Agenda

- 1. Market Overview
- 2. Gen3 Overview
- 3. Gen3 Tx
- 4. Gen4 Overview
- 5. Gen4 Tx
- **6**. Gen3 Rx
 - 7. Gen4 Rx



Essentials of Rx Testing

- PCIe 3.0 introduced formal Rx testing
- Based on stress testing of the DUT in loopback
 - Looped back data must be the same as stressed data
- DUT must support loopback initialization and training
- Impairments in stress must be **controlled** and **repeatable**
- DUT must receive stressed signals without errors (errors below specified ratio 10⁻¹²)

Testing Challenges in Rx

- Rx: Support of loopback
 - $\sqrt{\text{Loopback initialization}}$
 - $\sqrt{\text{Proper training conditions}}$
 - $\sqrt{\rm Correct}$ stress and signal impairment levels
- How to achieve required confidence level and beyond?
 √ Length of test (Rx)

Basics of Rx Testing



At the simplest level, receiver testing is composed of:

- 1. Send impaired signal to the receiver under test
- The receiver decides whether the incoming bits are a one or a zero
- 3. The chip loops back the bit stream to the transmitter
- 4. The transmitter sends out exactly the bits it received
- 5. An error counter compares the bits to the expected signal and looks for mistakes (errors)

BSAPCI3 PCIe 3.0 Automation SW

- Automated calibration, link training, loopback initiation, and testing.
- BER Map feature for TxEQ optimization.
- Reduces the time and minimizes the skill-set required to perform the calibration and testing.
- Increases the reliability and accuracy by removing inconsistencies with manual calibration.



Automated Link Equalization



Figure 4-22: Main State Diagram for Link Training and Status State Machine

- Set-up for loopback initiation with automated link equalization
 - Step 1: select "use link eq."
 - Step 2: initiate loopback

- State diagram from PCIe3 spec
 - Implemented in Tektronix PCIe
 Rx test hardware and automation software
 - 2 paths to Loopback, either via Configuration or Recovery

12	Configure Loopback			
211	Basic Advanced Block Log			
8 - Com	💟 Use Link Equalization			
	Link # 0	Preset	P7 💌	
	Lane # 0 🜩	Preshoot	3.50	dB
	FTS 255	Deemphasis	-6.00 🔺	dB
0	Find Safe Sampling Point	Preset/Hint	P0_0 🔻	
	59/54 C 251 88			

Automated Link Equalization

• Loopback results: automation software provides complete equalization request log

	Initi	ate L	oopbac	k			
and a state of the	Loopba	ck Req	uest Log B	lock Log			
	Req#	Preset	Pre-cursor	Cursor	Post-cursor	Valid	
a Stalling	128		0x6	0x2E	0xB	x	
1000024	129		0x6	0x2D	0xC	x	
	130		0x6	0x2C	0xD	x	
	131	Snip	0x6	0x2B	0xE	x	
	132		0x6	0x2A	0xF	x	
A STATE OF STATE	133		0x7	0x38	0x0	x	
	134		0x7	0x37	0x1	x	
	135		0x7	0x36	0x2	x	
	136		0x7	0x35	0x3	x	
	137		0x7	0x34	0x4	x	
	138		0x7	0x33	0x5	x	
	1			<	Back	Next > Can	icel



 DUT 1 makes many equalization setting requests • DUT 2 requests only one equalization preset

Automation Test Options

- Automation software provides two options for testing:
 - 1. "Preset test" uses either negotiated link equalization or user selected preset for test
 - 2. "BER test" provides the option to test a matrix of preshoot and deemphasis settings

B Duefevences	📙 Start Connect		
Preferences	-1. Connect to Devices		
Start Connect	BERTScope Address	129.196.37.87	Disconnect
🕜 Help	Scope Address	129.196.37.19	Disconnect
Calibrations	Sigtest Server Address	129.196.37.17	Disconnect
V DPP Amplitudes	Attempt connection to Connected to: - Sigtest 3.2.3) Sigtest Server on 129,196.3.	7.19:4006
Stressed Eye			
Execute Tests			
Execute Tests Preset Test	-2. Download Pattern Files	; to BERTScope	
Execute Tests Preset Test BER Test	-2. Download Pattern Files Files V Loopback V JTOL Testin	g Gen	Download

Automated Tx EQ Matrix Testing

- Automation software "BER test" provides the option to sweep a matrix of pre-shoot and de-emphasis settings
 - Quickly find the range of values that work well with the DUT
 - Ideal for debugging purposes



Automated Equalization Sweep testing

 BER results matrix for preshoot and de-emphasis settings provides an in-depth view of Rx sensitivity to Tx equalization



Automatic Calibration

- Due to complex test setup and variations in DUTs and test equipment just dialing up the settings on the signal source is not sufficient
- Stress must be measured and adjusted
- Automatic calibration is used to achieve the right amount of stress
- Margin testing complements the compliance testing
 - Help understand your device's margins.
 - How much additional stress does it tolerate?

Add-In Card: Rx Stressed Eye Testing

Connect Test Equipment and DUT



Host (System): Rx Stressed Eye Testing

Connect Test Equipment and DUT


Rx Testing Summary

- Certainly the most complex type of testing
 - Due to complexity of equipment and procedures
- Extensive correlation studies in PCI-SIG have helped to streamline solutions
 - Similar stress signals
 - Guided calibration and test execution
 - Good correlation on the latest workshop
 - Link Equalization detail and BER test matrix go beyond compliance testing and give visibility into DUT behavior and margins
- Successful Rx compliance and margin test gives you the confidence that the device passes when you get to the workshop



Agenda

- 1. Market Overview
- 2. Gen3 Overview
- 3. Gen3 Tx
- 4. Gen4 Overview
- 5. Gen4 Tx
- 6. Gen3 Rx
- **7**. Gen4 Rx



Challenges of Rx Testing for Gen4 Devices



Simplify equipment setup for RX test NEW BSX-SERIES OUTPUT STAGE WITH BUILT-IN 4-TAP TXEQ

- Internal 4-tap digital de-emphasis processor
 - Replaces external module and simplifies test interconnects
- Tx equalization operates up to 32 Gb/s
 - A single instrument supports TXEQ for the broadest range of standards
 - No external mux-demux required at any data rate
- Supports in-band link training handshaking beyond 16 Gb/s
 - Sub-500ns response time provides compliant timing for PCIe Gen3/4/5

Supports DUT handshaking for SAS4 @ 22.5 Gb/s and beyond **No Mux/Demux add-on is required for operation up to 32 Gb/s. A single BSX configuration is all that is** required for current and upcoming Rx test requirements, including PCIe Gen5



Simplify equipment set-up for RX test

Current BERTScope Gen3 BASE Solution BSX-series BERTScope Gen3/4 BASE Image: Strain Strain

Reducing the box count saves time by simplifying test set-up and calibration time

Simplify getting the DUT into the proper test condition

- Loopback: complete the handshaking sequence required to put the device in loopback mode
 - BSX series supports handshaking for a broad range of standards beyond 16 Gb/s
 - Provides feedback into current status of loopback state machine for quick confidence



- Link training
 - Performs handshaking with DUTs to support equalization link training to optimize the TX equalization prior to performing tests

Provide unprecedented DUT handshaking flexibility

- Goal: Allow customers to create their own protocol-based patterns and link state traversals via stimulus-response feedback (protocol handshaking)
- Key protocol features support debugging and proprietary standards:
 - Bit-oriented and protocol-oriented memory sequencer
 - Real-time data processing at 32 Gb/s
 - User defined stimulus-response feedback (handshaking)
 - User-defied Detector protocol pattern match -> Generator sequence advancement
 - Detector can match up to 16 user defined blocks.
 - Stimulus/response trigger output allows cross-triggering of scope

Flexible handshaking enables support for proprietary protocols and creation of protocol message test cases for debugging.

Memory Sequencer – Protocol-Aware Mode

- In Protocol-Aware mode, pattern memory words are treated as protocol blocks or groups of symbols instead of bits.
- Words are fetched from memory and processed according to the selected protocol or encoding including:
 - Packaging of symbols into protocol blocks
 - Symbol encoding (ex: 8b/10b)
 - Data scrambling (all protocols)
 - DC balancing (PCIe Gen3/4, USB 3.1 SSP)

No need to find protocol experts to create protocolcompliant test patterns.

Reduce debug uncertainty

- Time-correlated and flexible eye diagram
 - Diagnose detector input issues with one click
- Knob-based control supports quick parametric changes
 - Quickly identify DUT limits
- User defined handshaking allows rapid debug of DUT configuration issues
- Error Location Analysis provides unique visibility into the underlying cause of errors
- Forward Error Correction Emulation option provides before and after correction BER
 - Test-drive FEC codes against actual error patterns

Failing DUTs lead to schedule slips. BERTScope debugging tools can help keep schedules on-track.

Simplify equipment set-up for RX test

- Automation solutions to provide test configuration and calibration support for a broad range of standards:
 - PCIe Gen3 and Gen4
 - USB 3.1 Gen1 and Gen2
 - DisplayPort
 - Thunderbolt
- Configuration Wizard simplifies instrument setup
- Automation of both scope and BERT to provide quick and accurate calibrations



BSX series models and applications

	Legacy Standards USB 3.1, SAS3, PCIe3	Gen4 Standards PCIe Gen4, SAS4, Thunderbolt	25-28G and future standards up to 32 Gb/s
BSX125 BERTScope up to 12.5 Gb/s	\checkmark		
BSX240 BERTScope up to 24 Gb/s	\checkmark	\checkmark	
BSX320 BERTScope up to 32 Gb/s	\checkmark	\checkmark	\checkmark
Recommended Tek Scope for RX stress calibration	70K DX series	70K DX series or 70K SX series	70K SX series
18 MAY 2018			

Additional hardware changes & features

- Built-in programmable reference clock multiplier
 - Provides clocking flexibility to support a broad range of forwarded clock configurations. Eliminates the need for external multipliers
- Maximum phase modulation frequency increased to 4 MHz
 - High amplitude SJ over a broader frequency range allows stressing DUT to it's limits
- 50 mV to 1.8V (single-ended) output amplitude
 - High dynamic range supports extended receiver sensitivity testing without attenuators.
- Built-in two channel interference synthesizer
 - More flexibility for inserting two interference tones (CM+DM, DM+DM, CM+CM) means more ways to stress your receiver
- BSX-series is code compatible with BSA-series
 - Preserves automation investment for current BSA users
- Direct detector clock input
 - Ability to bypass a CR in the TX path means more accurate results in Data Clocked Refclock configurations

Gen 4 System Rx Calibration



Gen 4 System Rx Test



💦 18 MAY 2018

Gen 4 Add-in Card Rx Calibration



Gen 4 PCIe Add-in Card Rx Test



Compliance Workshop Use Case-PCIe 4.0 Broadcom AIC DUT







PCI

SIG

Sequencer Loaded for PCIe Loopback Initiation and Debug—PCIe 3.0 -> PCIe 4.0 Iterative requests from the DUT for TXEQ tuning

LTSSM Recovery loopback achieved and BER SJ stress test initiated

Special thanks to Broadcom Ft Collins team for their collaboration!



BERT Debug tools observed protocol traffic to identify handshaking issues

DUT initial preset was modified based on feedback from BERT to facilitate LTSSM Recovery loopback

Beyond Compliance: BERTScope Analysis Tools

- Besides being a BERT, the BERTScope's "Scope" functionality brings benefits that complement those of the Tektronix scopes
- Analysis tools are full featured and easy to use



- Eye diagram for quick diagnosis of synchronization and BER failure issues
- Debug challenging signal integrity problems
 - Error Location Analysis
 - Pattern Capture
 - Jitter Map
 - BER Contour

BERTSCOPE ANALYSIS TOOLS

User Challenge:

- Need more than a bit-error rate (BER) number
- Need to understand factors leading to bit error problems in order to debug issues

BSX Series BERTScope provides:

- "Scope" functionality that complement those of the Tektronix scopes
- · Full-featured and easy to use analysis tools
- Eye diagram for quick diagnosis of synchronization and BER failure issues
- Debug challenging signal integrity problems
 - Error Location Analysis
 - Pattern Capture
 - Jitter Map
 - BER Contour
 - FEC Emulation



物理层调试分析功能 只有泰克提供了错误位置分析功能



- 错误位置 → 错误码型 → 独特的调试信息
- FEC仿真提供了前向纠错前和前向纠错后的BER

Bertscope对于抖动和眼图的分析能力:能够对高速 信号准确的进行抖动和眼图分析。

1.Bertscope能够精确的测量信号输出的总体抖动,我 们一般上称为Tj(Total jitter),Tj一般是用来衡量芯片的 信号输出的最重要的指标。由于Tj定义为10^12次方 的比特下的抖动值,只有误码仪能够准确测量连续 的10^12比特下的抖动,而传统的示波器由于存储深 度的限制,都是测量10^5-10^6下的抖动,然后通过 各种算法去推算10^2次方下的抖动的,并不是真正 测试出来的.

2.Bertscope能够对信号的抖动成分进行分离,可以分离出信号里面的Sj,Rj,DDj等等,供调试者能够知道信号的抖动成分来至于哪一方面。并且能够根据抖动的特性描绘出抖动浴盆曲线。

3.Bertscope能够分析出抖动频谱,供调试者分析抖动 来自于那个频率,以快速的查找干扰源。



4.对于眼图测试Bertscope能够快速的描绘出信号的 眼图,由于Bertscope采用两个非常精确的采样头, 所以能够实现精确快速的眼图测试。其眼图测试结 果与实时示波器和采样示波器有非常好的一致性。 速度比它们要快5-10倍。当然眼图测试也支持标准 的通信模版和用户自定义模版。

5.由于Bertscope的采样头可以在水平和垂直方向任 意精确可调,所以Bertscope能够描绘误码率等高线 图,可以从三维的角度去看信号由于样本数量的增 加劣化的程度,而示波器一般只能从水平方向去看 信号的劣化程度





1.Bertscope Pattern sensitivity 能够定位PRBS 里面每一个出现误码的比特,并告知其除于 PRBS中的哪一位,比如PRBS7的信号出现误 码的时候,可以定位出其是第22位还是第23 位出现误码,并统计出每一个位出现误码的 数量。

2.Bertscope的Strip Chart分析能够追踪长时 间老化测试的时候每个误码出现的准确时间, 并统计误码在不同时间里出现的数量。比如 24小时不间断的高低温老化测试,误码仪能 够统计出误码是出现在那个时间点,误码是 间隔出现还是连续出现,都能够准确统计追 踪出来。可以观察误码随温度的变化而变化 的情况,判断温度高低对系统稳定性的影响。





3. Bertscope Error free interval 的误码分析功能能够分 析误码出现的时间及其规律(即是误码间隔出现的 频率),根据时间规律则可以推算出引起误码的可 能原因,比如电源纹波或者噪声引起芯片工作不稳 定引起的误码,这这个误码间隔的频率必然与电源 的变化频率相关。如果是其他高速信号的串扰引起 的,必然与串扰源有关。

4.FEC emulation的功能能够模拟芯片的输出经过长链路后,通过接受端芯片FEC纠正后能够修正的误码率,客户在做链路的调试的时候不需要搭建这个发送和接受的整个链路环境,只需要将链路的发送连接到误码仪的输入端即可,可以节省大量的时间快速的验证在进行发送端参数修改后的效果,经过用户的多次验证,其结果与真正的芯片接受后进行FEC修正后的效果在误码率的量级上非常一致。





客户实际应用案例-误码分析功能

- 芯片自适应响应时间测试
- •芯片FEC模拟
- 长时间误码率老化测试

芯片的自适应时间测试



18 MAY 2018

测试目标参数和方法

- 芯片的接收端的CDR,FFE/DFE的自适应时间:涉及到芯片的时钟恢复的锁定时间,FFE、 DFE的自动调节时间,一般为几百微妙到几百毫秒补不等。
- 1.先按照第一页的连接图连接好,将被测芯片设置为环回模式,设置Bertscope的PG输出为 被测速率,码型设置为PRBS31,确认泰克CDR模块可以正确锁定,Error Detector能够正 确的Sync码型,并且测试没有误码。记得要将ED端设置为Auto-resync。
- 2.点击View里面的Error analysis,选择Error free interval。点击Error free interval界面,设置,Hist的end为50000(bit),这个参数需要根据芯片的特性灵活调节,如果芯片的自适应时间较长,则可以适当增加,以保证整个自适应过程的误码变化情况都能够在所选的时间范围之内。这个界面的横轴是bit,可以根据信号的速率转化为绝对的时间,纵轴是误码个数。我们可以根据误码的变化从而计算出自适应的收敛时间。设置好以后点击auto center。然后点击Run。

测试目标参数和方法

3.设置好误码仪后,用命令将芯片的RX部分进行一次hot reset,这时候芯片会进行一次时钟恢复的同步,重新调节DFE,FFE,在Bertscope的Error Free interval 里面就可以看到出现大量误码然后在慢慢减少到没有误码的过程。在300000bit左右就不再出现误码,我们认为这个时候自适应过程就已经完成。为了保证测试结果的重复性和一致性,建议将这个hot reset的过程做十次,Error free interval会自动将这十次的结果进行叠加。从测试的结果看,芯片的自适应时间约为 30000X(1/20.62G)约为15us左右。

误码分析功能应用:

使用Error free interval的功能来测试芯片的自适应时间



18 MAY 2018

误码分析功能应用-FEC emulation

FEC Settings	
C Two Dimensional — C Two Dimensional —	Help
FEC Symbol Size 10 V	Ok
Content Size (k) 514	Cancel
Correction Strength (1) 7	

Current Interval		Drocessing	5
Current Interval		Processing	Bac
Total Accumulation	Before FEC	After FEC	
Error Count	185,490,503	0	Forwa
Error Rate	1.95E-03	0.00E+00	
Bit Count	1,337,237,684,640	1,301,780,624,820	
Data Rate	25.78127 Gbit/s	25.09768 Gbit/s	Ru
Code Status (blocks)	0	5,831,764	Prin
ERROR OCATION ERROR FILE	FILTER ANAL	LYSIS GINE Play from File	Hel
OOZ OOO LL- N- FIL- C	Ined FECENabled PRBS-3	Le se serve	Shutd



Tx setting: 25.78125Gbps PRBS31 pattern 1V differential output Rx setting: Auto pattern and resync

误码分析功能应用: 高低温老化测试-strip chart



Tx PLL Loop Bandwidth & Peaking

	2.5 GT/s	5 GT/	5 GT/s ¹		8 GT/s	
Loop Bandwidth (MHz)	1.5 – 22	8 - 16	5 - 16	2 – 4	4 – 5	
Peaking (db)	0 - 3	0 – 3	0 - 1	0 – 2	0 -1	
		 PLL Test software implementation is 5-8 MHz LBW, allowed 0 – 1 dB peaking. Above 8 MHz LBW, allowed 0 – 3 dB peaking 				

4.3.3.12. Transmitter PLL Bandwidth and Peaking

Excerpt from PCIe Base Specification 3.0 detailing Tx PLL requirements

4.3.3.12.1. 2.5 GT/s and 5.0 GT/s Tx PLL Bandwidth and Peaking

PLL bandwidth and peaking are defined for both the Transmitter and Receiver in order to place an upper limit on the amount of Refclk jitter that is propagated to the transmitted data and to the CDR. Defining PLL BW and peaking limits also guarantees a minimum degree of Tx/Rx jitter tracking in those systems utilizing a common Refclk Rx architecture.

Two sets of bandwidth and peaking are defined for 5.0 GT/s: 8-16 MHz with 3 dB of peaking and 5-16 MHz with 1 dB of peaking. This gives the designer the option of trading off between a low peaking PLL design vs. a low bandwidth design. For 2.5 GT/s, a single PLL bandwidth and peaking range is specified at 1.5-22 MHz with 3.0 dB of peaking.

4.3.3.12.2. 8.0 GT/s Tx PLL Bandwidth and Peaking

The Tx and Rx PLL bandwidth for 8.0 GT/s signaling is 2-5 MHz. Peaking may be from 0 to 2 dB for bandwidths up to 4 MHz and 0 to 1 dB for bandwidths up to 5 MHz. The 8.0 GT/s PLL BW range is substantially lower than the PLL bandwidths specified for 5.0 GT/s or 2.5 GT/s operation to reduce the amount of Refclk jitter at the sample latch of the receiver.

PLL Testing with CRU - Setup



PLL Testing with CRU



www.tek.com/pci-express



