数据中心的最新高速工业总线测试及SI仿真技术

Yu Ocean
2014.4
High-Speed Serial Test
Trends and Implications

**Industry/Technology Trends**
- 100 GbE is becoming more relevant as data centers and communications networks ask for more bandwidth
- SAS 12G is needed by data centers for efficient transport of internet traffic (YouTube, Facebook, Smart Phone, etc)
- High-Speed FPGA’s are increasing in complexity to support early designs above 28Gb/sec
- Proliferation of 10+ Gb/sec signaling in the communications network

**Implications**
- Closed data eyes requiring new techniques for transmitter and receiver equalization
- Higher data rate signals have less margin – requires de-embedding
- Edge/Slew rate speeds are difficult to characterize
- New Jitter Separation Measurements are required
- Complex 8b/10b signaling difficult to verify in PHY
PCle Gen3 Tx
Testing Challenges with PCI Express 3.0

PCle Device A
  Device Core
    PCIe Core
      HW/SW Interface
    Transaction Layer
    Data Link Layer
    Physical Layer
      Tx  Rx

PCle Device B
  Device Core
    PCIe Core
      HW/SW Interface
    Transaction Layer
    Data Link Layer
    Physical Layer
      Tx  Rx

Oscilloscope
BERTScope

Logic Protocol Analyzer

Oscilloscope
  Tx

BERTScope
  Rx
PCle Base vs CEM Testing

- What test point each type of testing addresses?
- How do we get to see the signal at the point of interest?
System (Base Spec) Tx Testing

- Base Specification Measurements are defined at the pins of the transmitter
- Signal access at the pins is often not possible
- De-embedding is required to see what the signal looks like at the pins of the TX, without the added effects of the channel
- S-Parameters are acquired on the replica channel
Add-In Card (CEM Spec) Tx Testing

- CEM Specification Measurements are defined at the slicer of a receiver
- Signal access is not possible
- Embedding of the compliance channel and package, as well as application of the behavioral equalizer is required
- SigTest or custom software like DPOJET will perform the embedding and calculate measurements

Signal Acquired from Compliance Board
Embed Compliance Channel and Package
Closed Eye due to the Channel
Apply CTLE + DFE
Open Eye for Measurements

KEITHLEY
A Tektronix Company

Tektronix
Compliance Patterns

- Once in compliance mode, bursts of 100MHz clock can be used to cycle through various settings of compliance patterns to perform Jitter, voltage, timing measurements.

<table>
<thead>
<tr>
<th>Data Rate</th>
<th>Preshoot</th>
<th>De-emphasis</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.5 GT/s,</td>
<td></td>
<td>-3.5 dB</td>
</tr>
<tr>
<td>5.0 GT/s,</td>
<td></td>
<td>-3.5 dB</td>
</tr>
<tr>
<td>5.0 GT/s,</td>
<td></td>
<td>-6.0 dB</td>
</tr>
<tr>
<td>8.0 GT/s,</td>
<td>P0 = 0.0</td>
<td>-6.0±1.5dB</td>
</tr>
<tr>
<td>8.0 GT/s,</td>
<td>P1 = 0.0</td>
<td>-3.5±1.5dB</td>
</tr>
<tr>
<td>8.0 GT/s,</td>
<td>P2 = 0.0</td>
<td>-4.4±1.5dB</td>
</tr>
<tr>
<td>8.0 GT/s,</td>
<td>P3 = 0.0</td>
<td>-2.5±1dB</td>
</tr>
<tr>
<td>8.0 GT/s,</td>
<td>P4 = 0.0</td>
<td>0.0dB</td>
</tr>
<tr>
<td>8.0 GT/s,</td>
<td>P5 = 1.9±1dB</td>
<td>0.0dB</td>
</tr>
<tr>
<td>8.0 GT/s,</td>
<td>P6 = 1.9±1dB</td>
<td>0.0dB</td>
</tr>
<tr>
<td>8.0 GT/s,</td>
<td>P7 = 1.9±1dB</td>
<td>-6.0±1.5dB</td>
</tr>
<tr>
<td>8.0 GT/s,</td>
<td>P8 = 1.9±1dB</td>
<td>-3.5±1dB</td>
</tr>
<tr>
<td>8.0 GT/s,</td>
<td>P9 = 1.9±1dB</td>
<td>0.0dB</td>
</tr>
<tr>
<td>8.0 GT/s,</td>
<td>P10 = 1.9±1dB</td>
<td>Test Max Boost Limit</td>
</tr>
</tbody>
</table>

De-emphasis = 20log_{10} Vb/Va
Preshoot = 20log_{10} Vc/Vb
Boost = 20log_{10} Vd/Vb
Testing Challenges in Tx

- Meet the requirements for effective testing
  - √ Compliance mode support, proper patterns and toggling mechanism
  - √ Correct Tx equalization settings and preset and Lane ID encoding in Tx compliance pattern

- Why so many presets? How to capture so many lanes?
  - √ The answer is test automation, RF switch

- Measurement algorithms
  - √ Implemented in SigTest, or scope specific software

- How to achieve required confidence level and beyond?
  - √ Length and number of waveforms (for Tx)
Introducing the NEW Opt PCE3

- TekExpress Automation for Tx Compliance with unique features including:
  - √ Sets up the Scope and DUT for testing
  - √ Toggles thru and verifies the different Presets and Bit Rates
  - √ Tests multiple slots and lanes
  - √ Acquires the data
  - √ Processed with PCI-SIG SigTest
  - √ Provides reporting
What’s New in Option PCE3 Release 2?

- Supports a faster, Python-based sequencer
  - Much faster program launch with the test time reduced by ~50%
  - 64-bit only application (requires 70K C/D oscilloscopes with Win7 64-bit)
    - Will maintain earlier 32-bit release for 70K A/B oscilloscopes with WinXP 32-bit on www.tek.com
  - Smaller installer

- SigTest.exe (Command-Line) integration
  - Supports PCI-SIG recommended SigTest.exe testing
  - User can switch between DLL and Command-Line (.exe) modes
  - All result are populated in Tektronix result/report format in command line mode

- Support multiple versions of SigTest
  - User option to select required version and run

- Broader AWG/AFG support for automatic DUT toggle (*Min 2ch & 100MHz Burst mode*)
  - AFG3252/C
  - AWG5002B/C, AWG5012B/C, AWG5014B/C
  - AWG7082B/C, AWG7122B/C
  - AWG70001A/2A
Automated DUT Control

System Board / Mother Board with Multiple Slots

Oscilloscope

AFG or AWG

Control

Data

Ref Clk

100MHz Burst for toggling

CLB with toggle switch
System Test Fixtures

- Compliance Load Board (CLB)
  - Used for testing System Boards
  - All Tx / Rx Lanes and Ref Clk routed to SMP
  - Compliance Mode Toggle Switch
  - Various types of Edge Connectors to support different types of Slots on System Boards
  - Separate CLB’s for Gen1/2/3

![Compliance Load Board (CLB)](image)

![System Board / Mother Board with Multiple Slots](image)
Add-In Card Test Fixture

- Compliance Base Board (CBB)
  - Used for Testing Add-In cards
  - All Tx / Rx Lanes are routed to SMP
  - Compliance Mode Toggle Switch
  - Low Jitter Clean Reference Clock
  - Separate CBB for Gen 1/2/3
TekExpress Automation for Tx Compliance - Setup

- **Run Analysis on Live or Pre-Recorded Data**
- **Type of test / device selection**
- **Test selection**
- **Automate DUT control**
TekExpress Automation for Tx Compliance – Test
TekExpress Automation for Tx Compliance – Reports
**PCle Decoder (Opt SR-PCle)**

- Decodes and displays PCle data using characters and names that are familiar from the standard, such as:
  - SKP
  - Electrical Idle
  - EIEOS
- Easily configured through “Bus Setup” under “Vertical” menu with a variety of user-adjustable settings
- Results table shows time-correlated listing of events time-correlated with waveform view
- Integrated search with marks
- Triggering up to 6.25Gbs (Gen1 & Gen2 only)
PCIe Decoder (Opt SR-PCIe)

Decoding of PCIe Gen3 compliance pattern Tx preset encoding

Decode results show correct value of “87h” or “1000b” (as shown in Results Table) for Transmitter Preset P8 (-3.5dB de-emphasis with +3.5dB preshoot) on Lane 0

Reference: PCI Express Base Spec, Rev 3.0 (10-NOV-2010), Section 4.2.3.2 Encoding of Presets, p.225.
PCI Express Tx Test with RF Switch
Cable and RF Switch De-embed
## Comparison of De-embedding: System

<table>
<thead>
<tr>
<th>System Board (P7)</th>
<th>With de-embed</th>
<th>Without de-embed</th>
<th>Diff</th>
</tr>
</thead>
<tbody>
<tr>
<td>SigTest Measurement</td>
<td>Switch &amp; extra cable effects removed</td>
<td>Switch and cable effects present</td>
<td></td>
</tr>
<tr>
<td>Max Peak to Peak Jitter</td>
<td>42.614ps</td>
<td>41.619ps</td>
<td>2.39%</td>
</tr>
<tr>
<td>Minimum eye width</td>
<td>81.566ps</td>
<td>82.443ps</td>
<td>-1.06%</td>
</tr>
<tr>
<td>Deterministic Jitter d-d</td>
<td>31.261ps</td>
<td>31.653ps</td>
<td>-1.24%</td>
</tr>
<tr>
<td>Random Jitter</td>
<td>0.865ps</td>
<td>0.775ps</td>
<td>11.61%</td>
</tr>
<tr>
<td>Composit Eye height</td>
<td>0.132V</td>
<td>0.129V</td>
<td>2.33%</td>
</tr>
<tr>
<td>Min Transition Eye Height</td>
<td>0.165V</td>
<td>0.152V</td>
<td>8.55%</td>
</tr>
<tr>
<td>Min Non-transition Eye Height</td>
<td>0.141V</td>
<td>0.134V</td>
<td>5.22%</td>
</tr>
</tbody>
</table>
Testing Beyond Compliance

- What happens if a measurement fails Compliance?
- Could it be the channel?
  - Measurements can be taken before the channel to evaluate results
  - Different channel models can be created using SDLA Visualizer
- How does the optimized RX setting compare to other settings?
  - Easily compare the results of multiple Equalization settings
- Does deeper analysis of the waveform need to be done?
  - PCIe specific measurements can be taken in Tektronix’ measurement system DPOJET
  - Determine if data dependent, uncorrelated or pulse width jitter is in spec
  - Measurements filters and settings can be adjusted to get to root cause, but remember you must pass SigTest to be certified for compliance
- Is the TX compliant?
  - NEW PCIe 3.0 base spec measurements are available to verify Tx compliance
PCle Gen3 Rx Solution
Essentials of Rx Testing

- PCIe 3.0 introduced formal Rx testing
- Based on stress testing of the DUT in loopback
  - Looped back data must be the same as stressed data
- DUT must support loopback initialization and training
- Impairments in stress must be controlled and repeatable
- DUT must receive stressed signals without errors (errors below specified ratio $10^{-12}$)
At the simplest level, receiver testing is composed of:

1. Send impaired signal to the receiver under test
2. The receiver decides whether the incoming bits are a one or a zero
3. The chip loops back the bit stream to the transmitter
4. The transmitter sends out exactly the bits it received
5. An error counter compares the bits to the expected signal and looks for mistakes (errors)
Stress Composition

- **Tx Eq**
- **8G PRBS Gen**
- **Combiner**
- **Cal. Channel**
- **Test Equipment**
- **Post-processing**
- **RJ Source**
- **SJ Source**
- **Diff Interference**
- **CM Interference**
- **Eye Height Adjust**
Components of a PCIe3 Receiver Test Solution

- BERTScope C Model
  - PG, stressed eye sources, ED
- New! DPP125C Option ECM
  - Eye opener, Clock doubler/Multiplier
- New! BSAITS125
  - CM/DM interference
  - ISI for Gen2 & Gen3
  - Option EXP for variable ISI
- New! CR125A Opt PCIE8G
  - PLL analysis for Gen1/2/3
- New! BSAPCI3 SW
  - Auto calibration, Link training, and test
- Cables, adapters, compliance boards
- DSA/DPO/MSO70K Series Oscilloscope
  - Stressed Eye Calibration
DPP125C with Option ECM

- Integrated reference clock multiplication to PCIe compliant 2.5 GHz, 5 GHz, and 8 GHz.
- Integrated eye opener functionality for testing DUTs with long channels.
- New microcontroller to provide more processing power.
- RS-232 interface enhancement to speed-up PCIe receiver equalization link training.
- SW to accommodate channel de-embedding and ISI fine adjustments.
BSAITS125 Interference Test Set

- Programmable, variable ISI for automated testing and precision setting
- Built-in compliant PCIe2 and PCIe3 Medium and Long ISI channels
- Integrated PCIe3 CM and DM interference combiner
- Integrated PCIe3 Base Spec CM interference calibration
- Continuously Variable, Expanded ISI for automated testing of multiple standards with Option EXP
BSAPCI3 PCIe 3.0 Automation SW

- Automated calibration, link training, loopback initiation, and testing.
- BER Map feature for TxEQ optimization.
- Reduces the time and minimizes the skill-set required to perform the calibration and testing.
- Increases the reliability and accuracy by removing inconsistencies with manual calibration.
Automated Link Equalization

- Loopback results: automation software provides complete equalization request log

- DUT 1 makes many equalization setting requests

- DUT 2 requests only one equalization preset
Automatic Calibration

- Due to complex test setup and variations in DUTs and test equipment just dialing up the settings on the signal source is not sufficient
- Stress must be measured and adjusted
- Automatic calibration is used to achieve the right amount of stress
- Margin testing complements the compliance testing
  - Help understand your device’s margins.
  - How much additional stress does it tolerate?
Stressed Eye Calibration Setup

• Three required calibrations are fully automated

• Detailed cabling diagrams are provided for each calibration step.
Host (System): Receiver Stressed Eye Testing
Add-In Card: Receiver Stressed Eye Testing
Rx Testing Summary

- Certainly the most complex type of testing
  - Due to complexity of equipment and procedures

- Extensive correlation studies in PCI-SIG have helped to streamline solutions
  - Similar stress signals
  - Guided calibration and test execution
  - Good correlation on the latest workshop

- Link Equalization detail and BER test matrix go beyond compliance testing and give visibility into DUT behavior and margins

- Successful Rx compliance and margin test gives you the confidence that the device passes when you get to the workshop
Beyond Compliance: BERTScope Analysis Tools

- Besides being a BERT, the BERTScope’s “Scope” functionality brings benefits that complement those of the Tektronix scopes.
- Analysis tools are full featured and easy to use.
  - Frees up the scope for other tasks.
  - **Eye diagram for quick diagnosis** of synchronization and BER failure issues.
  - **Debug** challenging signal integrity problems:
    - Error Location Analysis
    - Pattern Capture
    - Jitter Map
    - BER Contour
PCle Gen3 Protocol
PCI Express Protocol Test Solution

**Software**
- Module setup & trigger
- PCIe decoders
- Data windows:
  - Summary Profile
  - Transaction with BEV
  - Flow control
  - Listing
  - Waveform

**Modules**
- 8, 5, 2.5 GTs
- x8 & x4
- 8 State Triggering
- 8 GB memory
  - 16 GB for x16
- OpenEYE
- FastSYNC

**Probes**
- x8 & x4 midbus
- x16, x8, x4, x1 slot interposers with Lane Converters
- Solder-down probe
- All probes rated to 8 GTs
- 6' probe cables
- ScopePHY

**Mainframes**
- 2 module portable mainframe with integrated 15” display & PC controller
- 6 module benchtop with GbE controller (requires PC)
- Single GUI & frame for system level debug of multi-buses
PCI Express Protocol Test Result

- Automatic display of Transaction Window with Listing Window
- Errors with timestamps and link direction
- Expanded Training sets with all of the TS data
- Default columns in Listing window
Gen4 Update

• Key attributes/requirements of PCIe 4.0
  o 16 GT/s, using scrambling, same as 8 GT/s, no encoding change
  o Maintains compatibility w/ PCIe installed base
  o Connector enhanced electrically (no mechanical changes)
    o Limited channel: ~12”, 1 connector; repeater for longer reach
• Uniform measurement methodology applied across all data rates
• New ‘SRIS’ independent RefClk modes
  o SRIS – Separate RefClk Independent SSC Architecture
• Rev 0.3 Base spec just introduced in PCI-SIG (June 2013)
  o Rev 0.9 no earlier than 1H/2015
  o Rev 1.0 no earlier than 2H/2015
Gen4 Update

- **Tx Jitter** – Analysis solution available today with PCE3.
- **Tx EQ** – CEM and Embedded will have limited change. Base might require Sampling solution.
- **Rx** – Similar approach at 16Gb/s.

**Transmitter Jitter Spec**
- PCIe 4.0 uses same jitter parameters as PCIe 3.0
  - $T_{TX-UPW-TJ}$, $T_{TX-UPW-DJDD}$, $T_{TX-DD}$, $T_{TX-UTJ}$ and $T_{TX-UPW-DJDD}$
  - Jitter will need to scale approximately with bitrate
  - De-embedding approach will likely remain the same
- PCIe 1.x and PCIe 2.x jitter parameters will be recast into the same form as the PCIe 3.0 parameters
  - Backward compatibility will be guaranteed
  - Some PCIe 1x/2x parameters will be effectively tightened
  - Example: PCIe 2.x $T_{MIN\_PULSE}$ parameter will be converted into $T_{TX-UPW-TJ}$ and $T_{TX-UPW-DJDD}$

**Transmitter Equalization**
- Max PCIe 4.0 channel IL remains approx the same as for PCIe 3.0
- Plan is to retain same equalization presets
  - Training will require that only a subset of the presets be used (P7 and P8)
- Equalization coefficient range and resolution also are intended to remain unchanged
- EIEOS signaling will likely change such that no TxEQ is applied during the EIEOS interval
SATA and SAS Industry Timeline

6G Deployment Phase
- Commercial Gen3 product deployment.
  - IW#9/PF#1 4 Taipei 11/16
  - IW#10/PF#15 Milpitas CA 05/16

8G (Spec 3.2) SATA-Express Deployment Phase
- Commercial product deployment.
  - IW#10/PF#16 Taipei 03/23
  - IW#14/PF#19 Taipei 03/03
  - IW#13/PF#18 Milpitas CA 10/14

8G SATA-Express Integration Phase
- 8G SATA-Express Integration Phase

12G Deployment Phase
- Gen 4 (24 Gb/s) - Silicon Phase
  - Gen 3 (12Gb/s) - Silicon Phase
  - SAS-3 first Spec Draft
  - IOL SAS (12) Interop

(SAS-3 Rev 06 11Nov)

(Rev 3.2)

<table>
<thead>
<tr>
<th>Year</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>2010</td>
<td>6G Deployment Phase</td>
</tr>
<tr>
<td>2011</td>
<td>6G Deployment Phase</td>
</tr>
<tr>
<td>2012</td>
<td>8G (Spec 3.2) SATA-Express Deployment Phase</td>
</tr>
<tr>
<td>2013</td>
<td>8G SATA-Express Integration Phase</td>
</tr>
<tr>
<td>2014</td>
<td>12G Deployment Phase</td>
</tr>
<tr>
<td>2015</td>
<td>Gen 4 (24 Gb/s) - Silicon Phase</td>
</tr>
</tbody>
</table>
SATA3 Tx & Rx Solution
Today, SATA is expanding in specialized low power, compact and high performance areas with BGA, small form factor, direct attach (M.2) and SATA-Express Solutions recently approved by SATA-IO.
NEW SATA 3.2 Specification

- **SATA Express:**
  - Includes both SATA and PCIe signaling
  - Hosts supports both SATA or PCIe storage device.
  - With PCIe transfer rates of up to 2 GB/s (2 lanes of PCIe 3.0), compared with today’s SATA technology at 0.6 GB/s.

- **M.2:**
  - SATA revision 3.2 also incorporates the M.2 form factor, enabling small form-factor M.2 SATA SSDs suitable for thin devices such as tablets and notebooks.

- Additional features of the SATA-IO Revision 3.2 Specification include:
  - microSSD—standard for embedded solid state drives (SSDs) that enables developers to produce single-chip SATA implementations for embedded storage applications.
  - Universal Storage Module (USM)—enables removable and expandable storage for consumer electronic devices. SATA revision 3.2 introduces USM Slim, which reduces module thickness, allowing smaller removable storage solutions.
  - DevSleep— the lowest level of power management yet, where the drive is almost completely shut down, meeting the requirements of new always on, always connected mobile devices such as Ultrabooks™.
What’s new with SATA testing?

- **UHost**: A SATA host that provides for attachment of a Gen1i/Gen2i/Gen3i endpoint device directly to the mating connection of the Uhost… (i.e. a “no cable” solution)

- **TSG-04**
  - Incorporate ECN066 which affects the Pass/Fail criteria
  - $V_{cm,acTX}$ measured at a maximum of 50 mVp-p (Gen2i, Gen2m), 100 mVp-p (Gen1u, Gen2u, Gen3u) and 120 mVp-p (Gen3i).

- **TSG-13**
  - The Total Jitter is measured with LBP. Measurements with all other patterns (HFTP, MFTP, and LFTP) are Informative.

- **TSG-15**
  - For a Gen3u UHost PUT, the Gen3i CIC channel is not used and the measurement is made directly into the lab load.
  - CIC included for Gen3u Uhost calibration but not included for testing
# SATA Transmitter Tests

<table>
<thead>
<tr>
<th>Tests</th>
<th>UTD 1.4.2</th>
<th>UTD 1.4.3</th>
<th>UTD 1.5</th>
</tr>
</thead>
<tbody>
<tr>
<td>PHY-01 : Unit Interval</td>
<td>Normative</td>
<td>Normative</td>
<td>Normative</td>
</tr>
<tr>
<td>PHY-02 : Frequency Long Term Stability</td>
<td>Normative</td>
<td>Normative</td>
<td>Normative</td>
</tr>
<tr>
<td>PHY-03 : Spread-Spectrum Modulation Frequency</td>
<td>Normative</td>
<td>Normative</td>
<td>Normative</td>
</tr>
<tr>
<td>PHY-04 : Spread-Spectrum Modulation Deviation</td>
<td>Normative</td>
<td>Normative</td>
<td>Normative</td>
</tr>
<tr>
<td>TSG-01 : Differential Output Voltage</td>
<td>Normative</td>
<td>Informative</td>
<td>Normative</td>
</tr>
<tr>
<td>TSG-02 : Rise/Fall Time</td>
<td>Normative</td>
<td>Informative</td>
<td>Informative</td>
</tr>
<tr>
<td>TSG-03 : Differential Skew</td>
<td>Normative</td>
<td>Informative</td>
<td>Informative</td>
</tr>
<tr>
<td>TSG-04 : AC Common Mode Voltage</td>
<td>Normative</td>
<td>Normative</td>
<td>Normative/Update</td>
</tr>
<tr>
<td>TSG-05 : Rise/Fall Imbalance</td>
<td>Obsolete</td>
<td>Obsolete</td>
<td>Obsolete</td>
</tr>
<tr>
<td>TSG-06 : Amplitude Imbalance</td>
<td>Obsolete</td>
<td>Obsolete</td>
<td>Obsolete</td>
</tr>
<tr>
<td>TSG-07 : Gen1 (1.5 Gbps) TJ at Connector, Clock to Data, fBAUD/10</td>
<td>Obsolete</td>
<td>Obsolete</td>
<td>Obsolete</td>
</tr>
<tr>
<td>TSG-08 : Gen1 (1.5 Gbps) DJ at Connector, Clock to Data, fBAUD/10</td>
<td>Obsolete</td>
<td>Obsolete</td>
<td>Obsolete</td>
</tr>
<tr>
<td>TSG-09 : Gen1 (1.5 Gbps) TJ at Connector, Clock to Data, fBAUD/500</td>
<td>Normative</td>
<td>Normative</td>
<td>Normative</td>
</tr>
<tr>
<td>TSG-10 : Gen1 (1.5 Gbps) DJ at Connector, Clock to Data, fBAUD/500</td>
<td>Normative</td>
<td>Normative</td>
<td>Normative</td>
</tr>
<tr>
<td>TSG-11 : Gen2 (3 Gbps) TJ at Connector, Clock to Data, fBAUD/500</td>
<td>Normative</td>
<td>Normative</td>
<td>Normative</td>
</tr>
<tr>
<td>TSG-12 : Gen2 (3 Gbps) DJ at Connector, Clock to Data, fBAUD/500</td>
<td>Normative</td>
<td>Normative</td>
<td>Normative</td>
</tr>
<tr>
<td>TSG-14 : Gen3 (6 Gbps) TX Maximum Differential Voltage Amplitude</td>
<td>Normative</td>
<td>Normative</td>
<td>Normative</td>
</tr>
<tr>
<td>TSG-16 : Gen3 (6 Gbps) Tx AC Common Mode Voltage</td>
<td>Normative</td>
<td>Normative</td>
<td>Obsolete</td>
</tr>
<tr>
<td>OOB-01 : OOB Signal Detection Threshold</td>
<td>Normative</td>
<td>Normative</td>
<td>Normative</td>
</tr>
<tr>
<td>OOB-02 : UI During OOB Signaling</td>
<td>Normative</td>
<td>Normative</td>
<td>Normative</td>
</tr>
<tr>
<td>OOB-03 : COMINIT/RESET and COMWAKE Transmit Burst Length</td>
<td>Normative</td>
<td>Normative</td>
<td>Normative</td>
</tr>
<tr>
<td>OOB-04 : COMINIT/RESET Transmit Gap Length</td>
<td>Normative</td>
<td>Normative</td>
<td>Normative</td>
</tr>
<tr>
<td>OOB-05 : COMWAKE Transmit Gap Length</td>
<td>Normative</td>
<td>Normative</td>
<td>Normative</td>
</tr>
<tr>
<td>OOB-06 : COMWAKE Gap Detection Windows</td>
<td>Normative</td>
<td>Normative</td>
<td>Normative</td>
</tr>
<tr>
<td>OOB-07 : COMINIT/COMRESET Gap Detection Windows</td>
<td>Normative</td>
<td>Normative</td>
<td>Normative</td>
</tr>
</tbody>
</table>
Transmitter Test Patterns

- **HFTP (High Frequency Test Pattern)**
  0101010101 0101010101
  D10.2  D10.2

- **MFTP (Mid Frequency Test Pattern)**
  0011001100 1100110011
  D24.3  D24.3

- **LFTP (Low Frequency Test Pattern)**
  0111100011 1000011100
  D30.3  D30.3

- **LBP (Lone Bit Pattern)**
Test Pattern Generation

- **BIST-TSA**: Self generated transmission of pattern (required)
  - **T**: Transmit only (no Rx required)
  - **S**: Scramble Bypass
  - **A**: ALIGN Bypass

- **BIST-L**: Far End Retimed Loopback (required)
  - Signal generator sends in pattern DUT retransmit same pattern
**SATA Receiver Testing**

**Serial ATA RSG Receiver Tolerance Setup for “C”**

A pair of matched length short SMA Male to SMA Male Cables, Suhner Sucoflex 104 or equivalent Instrument Outputs (SATA Tee) \(\rightarrow\) Data Input (CR)

One short SMA Male to SMA Male Cable less than or equal to 12" length, Suhner Sucoflex 104 or equivalent Sub-rate Clock Output (CR) \(\rightarrow\) Clock Input (BERTScope)

ICT Solutions TF-1R31

BERTScope \(\ast \text{C}\) with XSSC & Symbol Filtering Options

A pair of matched length low loss SMA Male to SMA Male Cables of approximately 2 meters length, Suhner Sucoflex 106 or equivalent Data Output (CR) \(\rightarrow\) Data Input (SATA Tee)
SATA Receiver Test Report

**Jitter Tolerance**

- **BER Threshold:** 1.00E-12
- **Limit:** 1,200 sec Duration
- **Status:** Test Pass
- **Elapsed Time:** 01:20:21
- **Test Margin:** 0.0%
- **Relax Time:** 1 sec
- **Baseline SJ Amplitude:** 0.0%
- **Config:** None

**Jitter Tolerance Margin**

<table>
<thead>
<tr>
<th>Id</th>
<th>T-SJ</th>
<th>SJ</th>
<th>Bits</th>
<th>Errors</th>
<th>BER</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>27%</td>
<td>27%</td>
<td>1.80E+12</td>
<td>0</td>
<td>0.00E+00</td>
<td>PASSED</td>
</tr>
<tr>
<td>10</td>
<td>27%</td>
<td>27%</td>
<td>1.80E+12</td>
<td>0</td>
<td>0.00E+00</td>
<td>PASSED</td>
</tr>
<tr>
<td>3</td>
<td>33.00</td>
<td>27%</td>
<td>1.80E+12</td>
<td>0</td>
<td>0.00E+00</td>
<td>PASSED</td>
</tr>
<tr>
<td>4</td>
<td>62.00</td>
<td>27%</td>
<td>1.80E+12</td>
<td>0</td>
<td>0.00E+00</td>
<td>PASSED</td>
</tr>
</tbody>
</table>

**GEN:** User 1,500.00 Mbit/s

**Dat:** User 1,500.00 Mbit/s

**BER:** 0.00E+00

**KEITHLEY**

A Tektronix Company
SAS3 -- Challenge to 12Gbps
12G+ Design Problem:
1000mV, FFE, Crosstalk, DFE, 50mV

- Crosstalk and signal loss problems are the largest design challenge today.
- Significant advances in high tap count Decision Feedback Equalization are key to operating at 12G+.
Measurement for Crosstalk/ISI Evaluation

- SAS3_EYEOPENING* Measurement for accurate analysis of ISI and crosstalk effects
- Provides measure of relative vertical eye opening after reference equalization

*Note, this measurement is similar to the SAS-2 Waveform Distortion Penalty (WDP) measurement but also includes Tx EQ in addition to Rx DFE. The code was provided and distributed through the T10 Technical Committee and permission has been granted for Tektronix to reuse.
SAS3_EYEOPENING provides 4 different metrics

1. Relative Vertical Eye Opening: A direct indication of how much margin there is after equalization
   - Takes into account un-compensable ISI and crosstalk
   - ISI and crosstalk broken down in report

2. Main Cursor Amplitude: A direct indication of the amplitude after equalization
   - Assumes 800 mVppd max. TX launch amplitude, unless data is captured

3. Maximal FFE correction: A direct indication of how much FFE correction is required by the transmitter
   - Max(abs(Cpre/Ccntr,Cpost/Ccntr))

4. Maximal DFE correction: A direct indication of how much DFE correction is required by the receiver
   - Max(abs(DFE/Main))
A Note about SAS Test Points

<table>
<thead>
<tr>
<th>Compliance point</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>IT</td>
<td>intra-enclosure (i.e., internal)</td>
<td>The signal from a transmitter device (see 3.1.110), as measured at probe points in a test load attached with an internal connector.</td>
</tr>
<tr>
<td>$\text{IT}_S$</td>
<td>intra-enclosure (i.e., internal)</td>
<td>The location of a transmitter device where S-parameters are measured and where the TxRx connection begins. This location is at the transmitter device side of the internal connector with a test load or a TxRx connection attached with an internal connector.</td>
</tr>
<tr>
<td>IR</td>
<td>intra-enclosure (i.e., internal)</td>
<td>The signal going to a receiver device (see 3.1.177), as measured at probe points in a test load attached with an internal connector.</td>
</tr>
<tr>
<td>CT</td>
<td>inter-enclosure (i.e., cabinet)</td>
<td>The signal from a transmitter device, as measured at probe points in a test load attached with an external connector.</td>
</tr>
<tr>
<td>$\text{CT}_S$</td>
<td>inter-enclosure (i.e., cabinet)</td>
<td>The location of a transmitter device where S-parameters are measured and where the TxRx connection begins. This location is at the transmitter device side of the external connector with a test load or a TxRx connection attached with an external connector.</td>
</tr>
<tr>
<td>CR</td>
<td>inter-enclosure (i.e., cabinet)</td>
<td>The signal going to a receiver device, as measured at probe points in a test load attached with an external connector.</td>
</tr>
</tbody>
</table>

*Because the trained 1.5 Gbps, 3 Gbps, and 6 Gbps transmitter device S-parameter specifications do not include the mated connector, transmitter device S-parameter measurement points are at the IT$_S$ compliance point and CT$_S$ compliance point. 1.5 Gbps, 3 Gbps, and 6 Gbps receiver device S-parameter measurement points are at the IR compliance point and CR compliance point.*

---

[Diagram showing test points and measurements]
## SAS-3 PHY Transmitter Solution

### Group 1 – OOB Signaling

- **5.1.1** Maximum Noise During OOB Idle
- **5.1.2** OOB Burst Amplitude
- **5.1.3** OOB Offset Delta
- **5.1.4** OOB Common Mode Delta

### Group 2 – Spread Spectrum Clocking (SSC) Requirements

- **5.2.1** SSC Modulation Type
- **5.2.2** SSC Modulation Frequency
- **5.2.3** SSC Modulation Deviation
- **5.2.4** SSC Balance
- **5.2.5** SSC DFDT

### Group 3 – NRZ Data Signaling Requirements

- **5.3.1** Physical Link Rate Long Term Stability
- **5.3.2** Common Mode RMS Voltage Limit
- **5.3.3** Common Mode Spectrum
- **5.3.4** Peak to Peak Voltage
- **5.3.5** Voltage Modulation Amplitude (VMA)
- **5.3.6** Equalization
- **5.3.7** Rise Time
- **5.3.8** Fall Time
- **5.3.9** Random Jitter (RJ)
- **5.3.10** Total Jitter (TJ)
- **5.3.11** Waveform Distortion Penalty (WDP)
- **5.3.12** SAS3_EYEOPENING
- **5.3.13** Pre Cursor Equalization Ratio
- **5.3.14** Post Cursor Equalization Ratio
- **5.3.15** Transition Bit Voltage PK-PK (VHL)
- **5.3.16** Unit Interval
SAS-3 PHY Transmitter Solution

*Option SAS3-TSG*

- Automated transmitter validation for 1.5, 3, 6 and 12 Gb/s SAS physical layer specification
- Integrated SAS3_EYEOPENING and WDP* measurements for accurate analysis of ISI and crosstalk effects and relative vertical eye opening after reference equalization
- Easily reconfigure existing measurements to create user-specified test parameters or test limits
- Multiple plots and measurement configurations provides a quick comparison of the same acquired data with different settings
- Simultaneous two lane testing of primary and secondary ports
- Detailed test reports with screenshots, setup details, and pass/fail limits

* Requires Option SAS3-TSGW
Beyond Compliance

- How much margin is there in my design?
- How many DFE/FFE taps are needed to meet the system budget?
- What is longest channel (cable/backplane) the system can tolerate?
- How does process/voltage/temperature affect device performance?
Flexible Link Analysis Tools

- DFE/FFE modeling
  - Reference equalizer vs. vendor-specific (IBIS-AMI)
  - Equalization key differentiator for PHY vendors

- Enhanced de-embedding
  - Full four-port network characterization

- Channel emulation for margin analysis
Recommended Equipment

The following components are required for performing SAS12 Tx measurements

- **DPO/MSO70000C/D/DX Series Oscilloscope with Opt. 2XL or higher**
  - 12.5 GHz or higher recommended for 1.5, 3, or 6 Gb/s
  - 20 GHz or higher recommended for 12 Gb/s

- **DPOJET Advanced (DJA) - Prerequisite**

- **Option SAS3-TSG & SAS3-TSGW (required for WDP measurements)**

- **Test Fixtures:**
  - **TF-SAS-TPA-R** SAS Gen3 Receptacle Adapter (drive form factor) or
  - **TF-SASHD-TPA-R** miniSASHD 12G SAS Receptacle (mini SAS HD 4i/x cables) or
  - Set of **TF-SASHD-TPAR-P** miniSASHD 12G SAS (Right Side) Plug and **TF-SASHD-TPAL-P** miniSASHD 12G SAS (Left Side) Plug (x8)

- **PMCABLE1M or equivalent Phase Matched Cable Set (qty: 2)**
SAS 12 Gb/s Rx Test Setup

- Similar to SAS 6 Gb/s Rx configuration
- Rx calibration -> CJTPAT -> BER test
- Tektronix Method of Implementation (MOI) provides complete Rx Test procedure
SAS 12G Rx Equipment

Crosstalk

ISI

RX

TX

Test Adapter

DUT

2X

Tektronix
Trained Link for Jitter Tolerance Test

- Complete Rx test exercises both CDR and Tx/Rx EQ capabilities
- Current options for training link
  - Iterate possible Tx/Rx EQ states and apply from ‘best’ optimized eye
  - Directly apply Preset based on typical configuration for worst case channel

Figure Fh – Stressed receiver transmitter equalization adjustment
Stressed Pattern Calibration – Putting it Together

1. Stressed Pattern Generator
2. Channel (crosstalk/ISI)
3. Link Training

DPP125
Pre-Emphasis
BERTScope
DPO/DSA72504D

Physical Setup
RJ/SJ Calibration
ISI Calibration
Crosstalk Calibration
Tx/Rx Training
RX Testing
Rx Results (BERTScope)

- Automated Scan from 10 Hz to 100 MHz
- SAS 12 Gb/s spec requires 97, 240 kHz & 2.06, 3.6 and 15 MHz
USB3 – from 5Gpbs to 10Gbps
Increasing Serial Data Bandwidth

- **USB 2.0, 480 Mb/s (2000)**
  - Shift from slower, wide, parallel buses to narrow, high speed serial bus
  - 40x faster data rate, support for new connectors & charging

- **USB 3.0, 5 Gb/s (2008)**
  - ~10x faster data rate over 3 meter cable
  - Faster edges, ‘closed eye’ architecture

- **USB 3.1, 5/10 Gb/s (2013)**
  - 2x faster data rate over 1 meter cable
  - ‘Scaled’ SuperSpeed implementation

---

**High Speed USB Cable**

**SuperSpeed USB Cable**
Interoperability Challenge

- **Goal**: Any certified host works with any certified hub or device

- **Short Channel**
  - 1" host PCB route
  - ¼ " device PCB route
  - Direct plug

- **Long channel**
  - 4" host PCB route
  - 4" device PCB route
  - 1m cable

Source: USB-IF
<table>
<thead>
<tr>
<th></th>
<th>Gen1</th>
<th>Gen2</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Data Rate</strong></td>
<td>5 Gb/s</td>
<td>10 Gb/s</td>
</tr>
<tr>
<td><strong>Encoding</strong></td>
<td>8b/10b</td>
<td>128b/132b</td>
</tr>
<tr>
<td><strong>Target Channel</strong></td>
<td>3m + Host/Device channels (-17dB, 2.5 GHz)</td>
<td>1m + board ref channels (-20dB, 5 GHz)</td>
</tr>
<tr>
<td><strong>LTSSM</strong></td>
<td>LFPS, TSEQ, TS1, TS2</td>
<td>LFPSPlus, SCD, TSEQ, TS1, TS2,</td>
</tr>
<tr>
<td><strong>Reference Tx EQ</strong></td>
<td>De-emphasis</td>
<td>3-tap (Preshoot/De-emphasis)</td>
</tr>
<tr>
<td><strong>Reference Rx EQ</strong></td>
<td>CTLE</td>
<td>CTLE + 1-tap DFE</td>
</tr>
<tr>
<td><strong>JTF Bandwidth</strong></td>
<td>4.9 MHz</td>
<td>7.5 MHz</td>
</tr>
<tr>
<td><strong>Eye Height (TP1)</strong></td>
<td>100 mV</td>
<td>70 mV</td>
</tr>
<tr>
<td><strong>TJ@BER</strong></td>
<td>132 ps (0.66 UI)</td>
<td>71 ps (0.714 UI)</td>
</tr>
</tbody>
</table>
### USB 3.1 Transmitter Measurement Overview

<table>
<thead>
<tr>
<th>Spec Reference</th>
<th>Parameter</th>
</tr>
</thead>
</table>
| Table 6-16     | SSC Modulation Rate  
                | SSC Deviation       |
| Table 6-17     | Unit Interval including SSC  
                | Maximum Slew Rate (5 GT/s)  
                | SSC df/dt (10 GT/s)       |
| Table 6-17     | Differential p-p Tx Voltage Swing  
                | Low-power Differential p-p Tx Voltage Swing  
                | De-emphasized Output Voltage Ratio (5 GT/s) |
| Table 6-18     | Tx Min Pulse  
                | Deterministic Min Pulse  
                | Transmitter DC Common Mode Voltage  
                | Tx AC Common Mode Voltage Active |
| Table 6-19     | Transmitter Eye  
                | RJ/DJ/TJ - Dual Dirac at 10–12 BER |
| Table 6-28     | LFPS Common Mode Voltage  
                | LFPS Differential Voltage  
                | LFPS Rise Time  
                | LFPS Fall Time  
                | LFPS Duty Cycle  
                | LFPS tPeriod  
                | LFPS tPeriod-SSP (10 GT/s) |
| Table 6-29     | LFPS tBurst  
                | LFPS tRepeat |
| Table 6-31     | LFPS tRepeat-0 (10 GT/s)  
                | LFPS tRepeat-1 (10 GT/s) |
| Table 6-32     | LFPS Pulse Width Modulation (10 GT/s)  
                | tLFPS-0 (10 GT/s)  
                | tLFPS-1 (10 GT/s) |

**Clock** (CP10)  
**PHY** (CP9)*  
**LFPS**
Example Host Test Setup

Ping.LFPS from signal generator (pattern toggle)

SMA cable to scope

Short USB cable

Host
SDLA is critical for USB 3.1

- Find optimum Eye height vs. Rx EQ

![SDLA Visualizer - Rx Configuration](image)

63 mV - Fail

103 mV - Pass
USB 3.1 Recommended Transmitter Solution

- ≥ 20 GHz BW, 100 GS/sec preferred
- >10M minimum record length allows capture of 1M UI at 100 GS/sec, no interpolation.
- DPOJET for advanced jitter/eye analysis (Option DJA)
- SDLA for channel embedding and cycling through 7 CTLE/1 DFE settings (Option SDLA64)
- TekExpress automation software for USB 3.1 gen1/gen2 physical layer validation (Option USBSSP-TX)

For instrument bandwidth, consider factors such as edge rate, reflections, SNR (de-embedding), and launch characteristics.
Receiver Testing

- Jitter Tolerance (JTOL) with swept jitter profile, reference channel
  - Verify CDR tracking and ISI compensation
- Link optimization/training critical
  - No back channel negotiation
- Return “echoed” data to a BERT (loopback)
- Detected errors are inferred to be a result of bad DUT receiver decisions
USB3.0 Transmitter Compliance Test Setup

- USB-IF or Tektronix fixtures can be used
  - Test configuration is the same

- Compliance channel and 3 meter cable are emulated in software
  - Compliance sparameters were used to create channel filters

CTLE is applied to open the eye, then compliance measurements are taken.

Compliance channel and Cable are applied in software, resulting in a closed eye.
USB 3.0 Receiver Test Configuration

USB Switch* creates the low-frequency periodic signaling (LFPS) required to initiate Loopback-mode

DPP125C De-emphasis Processor
CR125A Clock Recovery
BSA125C* BERTScope

* Updates needed for USB 3.1 10 Gb/s
SDLA – Embed / De-Embed Simulation / Equalization
Why use Link Analysis Applications?

- **Maximize Margins**
  Compensate for margin loss due to test fixtures, cables, probes or other artifacts of the measurement setup

- **Remove Reflections**
  Simulate probing at the ideal test point and remove reflections due to non-ideal probe locations

- **Open Closed Eyes**
  Apply receiver equalization to compensate for channel loss before analysis

- **Compliance Test**
  Validating DUT for standards that require de-embedding, channel embedding, and equalization
Open Closed Eyes
Apply Receiver Equalization

- In the past, acquired signals could be measured directly, even at the far end
  - Increasing data rates require some level of equalization to compensate for channel loss at the transmitter and/or receiver

- Standards, for example, PCI Express 3.0 specify a reference equalizer that must be used during compliance testing

- PCI Express uses a CTLE + 1 Tap DFE
  - CTLE parameters and DFE tap value are optimized to produce the largest eye area based on the transmitted signal and channel
Remove Reflections
Virtual Probing at Ideal Test Point

- Reflections may be present when probing at non-ideal locations, which are not present at the ideal test point
  - White is original acquired signal with the reflection.
  - Purple is the de-embedded result showing reflection removal.
Thanks!