Tektronix Innovation Forum

Enabling Innovation in the Digital Age

DisplayPort 1.2 Spec Updates and overview of Physical layer conformance testing

Presenter: John Calvin



DisplayPort 1.2 Spec Updates Agenda

- DisplayPort 1.2 Overview
- DisplayPort Transmitter Testing
 - What's New: T2, TP3, TP3EQ
 - Physical Layer Test Overview for DP1.2
 - Manual measurements / DPOJET / SDLA
 - CTLE required in Rx
 - DP-AUX: Control DUT parameters
 - Controls ALL TX. RX devices without vendor-specific control SW
- Test Automation:
 - Full Main Link testing with DP12 Automated tool set
 - DP 1.2 Tx:
 - Including Single-Ended and Diff Measurements (Intra-Pair Skew, AC Common Mode)
 - Using RF Switch Integration
 - Improved Debug Tools
- DisplayPort Sink/Receiver Testing
 - BSA125C configurations towards Rx testing
 - Jitter Impairment profile and observation times

Reference: VESA® DisplayPort® PHY Compliance Test Specification Version 1.2



DisplayPort 1.2 Overview

- The DisplayPort PHY Compliance Test Specification establishes a test regimen to determine compliance of DisplayPort devices. It is segmented into Source, Receiver, Copper Cable, Hybrid devices, and Tethered devices.
- **Test Point Definitions**
 - TP1: at the pins of the transmitter device.
 - TP2: at the test interface on a test access fixture
 - TP3: at the test interface on a test access
 - TP3_EQ: TP3 with equalizer applied.



DisplayPort 1.2 Source (Tx) Test Overview

- Display ports newest signaling spec operates at 5.4Gbsec (HBR2) and the version 1.2 CTS outlines 17 Tx validation tests which are typically evaluated with a 12.5GHz or higher bandwidth Oscilloscope.
- Source Test Suite
 - 1. EYE Diagram
 - 2. Non Pre-Emphasis Level Verification
 - 3. Pre-Emphasis Level and Post Cursor2
 - 4. Inter-pair Skew
 - 5. Intra-Pair Skew
 - 6. Differential Transition Time
 - 7. Single Ended Rise and Fall Time Mismatch
 - 8. Overshoot and Undershoot Test
 - 9. Frequency Accuracy
 - 10. AC Common Mode Noise
 - 11. Non ISI Jitter Measurement
 - 12. Total Jitter and Random Jitter Measurement
 - 13. Unit Interval
 - 14. Main Link Frequency Compliance Stability
 - 15. Spread Spectrum Modulation Frequency
 - 16. Spread Spectrum Deviation
 - 17. dF/dt Spread Spectrum Deviation HF Variation

- DUT Configuration
 - 1. Bit Rates: RBR, HBR or HBR2
 - 2. Patterns: D10.2,PRBS7, COMP, PLTPAT,PCTPAT
 - 3. FFE (Pre-Emphasis): 0dB, 3.5dB, 6dB, 9.5dB
 - 4. Output Levels: 400mV, 600mV, 800mV, 1200mV
 - 5. SSC (Spread Spectrum): On/Off
 - 6. Post-Curser2: Level 0,1,2,3
 - 7. Lane Width, 1,2,4



Eye Diagram Test using Eye Compliance Pattern

• An Eye diagram test for 800mV, 0dB pre-emphasis at TP2, TP3, TP3-EQ.



Display Port 1.2 Update



DP1.2 CTLE Properties

6

 1.2 CTS requires adaptive application of one of three reference equalizers to the far end signal, to find a passing condition.



1

Key elements of DP1.2 transition: Eye Diagram / Mask

- 1.2 CTS requires adaptive Eye Diagram
 - (find the highest vertical eye point between .375 -- .625 UI at 10E-9BER)
 - Analytical tools which examine the vertical noise components project the Rn components to 10E9 BER. These tools have been proven in the field in SATA where they have been deployed for over two years.



Key elements of DP1.2 transition: dFdT



 While dFdT measurements have a unique origin emerging from the SATA and SAS specifications where the history of examining SATA dFdT has led this to become a highly recommend analysis. The dFdT contributing components will rarely appear in the normal Jitter budget due to their low frequency nature.

Display Port 1.2 Update



DisplayPort Auxiliary Channel Controller (DP-AUX)



Why use Aux channel controller in physical layer testing?

- Speeds up Test Time No User Interaction is Required to Change Source Output Signal or Validate Sink Silicon State or Error Count
- No Need to Learn Vendor-specific Software -A Single GUI Supports All Vendors
- View & Log Decoded AUX Traffic and Hot Plug Detect (HPD) Events from the Device under Test to the DP-AUX DisplayPort AUX Controller
- Ability to Read and Write DPCD Registers Supports Debug Activities
- Tektronix DP-AUX can serves as a DP1.2 Sink, enabling the source to transmit the required patterns for testing.



9 Tektronix Technology Innovation Forum 2011

Display Port 1.2 Update



Automation: DP Testing is a large task!

Combination Parameters For DP1.2 testing

Data Rate	- 3	1 Differential tests
Lanes	- 4	
Pre-Emphasis	- 4 Levels	2. Single Ended tests
Voltage Swing	- 4 Levels	
Post Cursor2	- 4 Levels	
SSC	 - 2 Levels(SSC On and Off) 	
Patterns	- 5 Supported Patterns	
Test	Waveforms(SSC, 4 Lanes p	ossible Combinations)
Eve Diagram test	80	
Pre-Emphasis Test	240	
Non-Pre-Emphasis	32	

~432 Acquired signals for DP1.2 Normative Measurements per lane. X4 lanes results in <u>1728 Automated</u> Acquisitions per DUT.

80

Total Jitter

Display Port 1.2 Update



Combination of tests

TekExpress DP1.2 Automation

- Comprehensive Display Port version 1.2 Physical Layer Conformance and Compliance verification tool.
 - All Core DP1.2 measurements
 - Keithley RF Switch and DP-AUX fully automated solution.
 - Selected measurements can be applied across all test permutations (SSC,CTLE's,swing,rates,preemphasis,etc) translates to
 <u>1728 measurements</u>. DP12 will provide full user intervention free, automated testing. This is the killer value proposition.

🚀 TekExp	ress DisplayPo	ort (Evaluation Version) - (Untitled)* Options	\otimes
Setup		DUT ID DUT001 O Acquire live waveforms Use pre-recorded waveform files	Start
Status	Acquisition	tion View Compliance V	Pause
Reports	Preference	es Device Profile Manual De AUX Manual Data Rates Pre-Emphasis L Custom	
	I	✓ RBR ✓ HBR ✓ HBR2 ✓ 0 (0 dB) ✓ 2 (6 dB) ✓ 1 (3.5 dB) ✓ 3 (9.5 dB) ✓ D10.2 ✓ PRBS7 ✓ COMP SSC	
		Voltage Swing Post Cursor2 Levels	
		✓ 0 (400mV) ✓ 2 (800mV) ✓ Level 0 ✓ Level 2 ✓ 1 (600mV) ✓ 3 (1200mV) ✓ Level 1 ✓ Level 3	
		Link Width Signal Validation Options 1 Lane Image: Constraint of the second se	
Tektronix	Status Ready		

- Factory Automation API for full product control in silicon automation systems.
- Complimentary Fixtures and Compliance Interconnect Channel HW defined by VESA make this package a full customer solution with no compromises.

Display Port 1.2 Update



DP1.2 Test Selection

DP1.2

12

- Measurement selection is now provided as a function of the user specified test target capabilities.
- If Post Curser 2 capabilities are not present in the DUT, the measurement list will not show them.
- Configuration schematics and online help available for all measurements





DP1.2 Acquisitions

- **DP1.2**
 - Various signal interconnect methods are supported.
 - **Direct TCA (SMA** _ input) on user selected channels.
 - **Differential Probe** (P7313SMA) inputs for true 4 channel concurrent interconnect. (No single ended measurements)
 - 24:4 Keithley RF Switch allows fully automated control of all 8 single ended inputs for hands free comprehensive testing.
- Test Patterns: Automatic verification of test patterns (which can be disabled) ensures the correct patterns are used for the correct test under manual operation.



Keithley RF Switch Integration and Automation

Display Port 1.2 Update

 DisplayPort transmitter has both Differential tests and Single ended tests and with the integration of RF switch we have complete automated solution without any user intervention for switching between lanes with both single ended and differential tests in sequential automated passes.





14 Tektronix Technology Innovation Forum 2011

DP1.2 User Preferences

- DP1.2
 - User defined test margin controls and auto highlighting of measurements within a user specified tolerance of either the standard spec limits or user defined custom limits.
 - Email controls allow notification of test conditions directly to users.



DP1.2 Reporting

- DP1.2
 - Custom html reports which include user specified degrees of detail.
 - Reports and Session raw data are stored together allowing recalling a previous run and re-running the test (with different measurement configurations or limits) and regenerating a new report, <u>without the</u> <u>actual DUT</u> <u>present</u>.





Conventional Display Port Fixtures + CIC

• Partnership with Wilder Technologies to design and channel high performance DP fixtures



 Wilder TF-DP-TPA-PRC fixtures and CIC and fixtures available directly from Tektronix



IEKITONIX

Embedded (eDP) Fixturing

- 20-Pin eDP Connector for CCFL Backlight (1 or 2 Lane eDP)
- 30-Pin eDP Connector for LED Backlight w/o LED Driver on PCB (1 or 2 Lane eDP
- 30-Pin eDP Connector for LED Backlight with LED Driver on PCB (1 or 2 Lane eDP
- 40-Pin eDP Connector for LED Backlight with LED Driver on PCB (up to 4 Lane eDP)



Channel bandwidth

Mated miniDPconnector analysis.

 The mated channel performance is 3dB down at 5 GHz and 6dB down at 12.7 GHz. Nominal back end instrument performance in the ~16GHz^{Connector} region is recomended and will capture all relevant signal harmonics for accurate characterization. The DP1.2 CTS calls out a 12.5GHz minimum.





DisplayPort Plug

Housing

19 Tektronix Technology Innovation Forum 2011

Display Port 1.2 Update

10 SMAs for High-Speed Testing



DisplayPort 1.2 Sink (Rx) Test Overview

 Receiver testing is performed with a Tektronix BSA125C BertScope and Wilder HBR2 ISI Channel. BER observation times range from 37Seconds 10.5 Minutes depending on the data rate and jitter frequency being tested. e version 1.2 CTS



DisplayPort 1.2 Sink (Rx) Test Observation Time

• 4 Principal Test Frequencies at 2, 10, 20 and 100MHz SJ

Data Rate	Jitter Frequency	Number of Bits	Max Num of Bit Errors Allowable	Observation Time ¹ (seconds)	Data Rate Offset
HBR2				HBR2 =185s	
HBR	2 MHz	1012	1000	HBR=370s	0
RBR				RBR=620s	
HBR2				HBR2=19s	+350ppm
HBR	10 MHz	1011	100	HBR=37s	+350ppm
RBR				RBR=62s	+350ppm
HBR2				HBR2=19s	
HBR	20 MHz	1011	100	HBR=37s	0
RBR				RBR=62s	
HBR2	100 MHz	1011	100	HBR2=19s	0
HBR	100 10112	10	100	HBR=37s	U
To evaluate multiply number of hits by the unit interval in ps (i.e. for HRR $\cdot 10^{11}$ hits at HRR =					

Table 4-1: Test Parameters for BER Measurement

To evaluate multiply number of bits by the unit interval in ps. (i.e. for HBR: 10^{11} bits at HBR = $370 \text{ps/UI} * 10^{11} \text{ UI} = 37 \text{ seconds}$



BertScope Receiver Test solution:

February Dry Run Configuration:

- BertScope
 BSA85C
- Option STR
- DPP125A (no 4T needed)
- BSA12500ISI
- DP-AUX
- TF-DP-CIC C1 (Wilder DP 1.2
 ISI Board)
 available on PAL
 in April.



Display Port 1.2 Update



Two tone SJ, with stationary HFSJ parked at 200MHz.

• New HFSJ source for fixed 200MHz SJ as required by DP1.2.



DP 1.2 Crosstalk (BUJ) configuration.

 Generator Page showing Patterns and capability of generation large amount Crosstalk with differential sub-rate Clock Outputs.



Complete Tektronix DP Instrument Portfolio

Receiver/Sink Tests (Compliance) DP-Sink- Receiver jitter (synthesized ISI) and amplitude sensitivity compliance and margin test. To 6Gbps	AWG7122B with Opt.1, 6 and 8 SerialXpress Digital Signal Generation + DP-AUX controller + TekExpress DP-Sink SW (currently automates DP 1.1)	
Receiver/Sink Tests (Characterization) Receiver Silicon characterization and compliance testing capability to 26Gbps	BSA125C with JMAP and SSC and HW Options DPP 125A and CR125A provide support for future bit-rates (12-26G) with a unique portfolio of Scope and Bert combined features.	
DP Channel Tests Source and Sink electrical channel performance, Crosstalk, Impedance and return loss. High Dynamic Range instrument	DSA8300 80E10 TDR Sampling Module for DSA8200 Sampling Scope S-Parameter Analysis Software 80SICON Software for DSA8300	
Cable Tests Cable crosstalk, skew and frequency domain measurements, sdd21, sdd11.	DSA8300 4X 80E08 TDR Sampling Module for DSA8300 Sampling Scope	
Transmitter/Source Tests Signal timing stability and SSC analysis, Transmitter AC parametric, Jitter, Amplitude.	DSA71254C DPOJET Jitter Analysis software SMA Adapters TCA-SMA 2 per scope Differential SMA Probe P7313SMA (optional) + DP-AUX controller + DP12 (Sw Option)	







Display Port 1.2 Update

