

Receiver Testing to Third Generation Standards

Jim Dunford, October 2011










1.Introduction

- 2. Stressed Eye
- 3. System Aspects
- 4. Beyond Compliance
- 5. Resources
- 6. Receiver Test Demonstration




PCI Express is a trademark of PCI-Sig, <u>www.pcisig.com</u> USB is a trademark of USB-IF, <u>www.usb.org</u>





- Latest Generation
 Computer Standards have
 some common trends.
- We'll use PCI Express Gen
 3 as our main example
- We'll also use USB 3.0
- Similar themes are emerging in other new standards such as IEEE 100GbE etc.
- Conceptual example PCI Express link shown.






At the simplest level, receiver testing is composed of:

- 1. Send **impaired signal** to the receiver under test
- The receiver decides whether the incoming bits are a one or a zero
- 3. The chip **loops back** the bit stream to the transmitter
- 4. The transmitter sends out exactly the bits it received
- 5. An error counter compares the bits to the expected signal and looks for mistakes (errors)





5.

At the simplest level, receiver testing is composed of:

- 1. Send **impaired signal** to the receiver under test
- The receiver decides whether the incoming bits are a one or a zero
- 3. The chip **loops back** the bit stream to the transmitter
- 4. The **transmitter sends out** exactly the bits it received
- 5. An error counter compares the bits to the expected signal and looks for mistakes (errors)



unter

Test signal is changing:

- Vertical eye closure
- Closed eye
 Calibration is difficult

unter

5.

At the simplest level, receiver testing is composed of:

- 1. Send **impaired signal** to the receiver under test
- The receiver decides whether the incoming bits are a one or a zero
- 3. The chip **loops back** the bit stream to the transmitter
- 4. The transmitter sends out exactly the bits it received
- 5. An error counter compares the bits to the expected signal and looks for mistakes (errors)



Generator

Test signal is changing:

- Vertical eye closure
- Closed eye
 Calibration is difficult

Increased use of equalization forcing changes in testing: speed negotiation & Tx control

5.

<u>L</u>

Generator

unter

At the simplest level, receiver testing is composed of:

- 1. Send **impaired signal** to the receiver under test
- 2. The receiver decides whether the incoming bits are a one or a zero
- 3. The chip **loops back** the bit stream to the transmitter
- 4. The transmitter sends out exactly the bits it received
- 5. An error counter compares the bits to the expected signal and looks for mistakes (errors)



Test signal is changing:

- Vertical eye closure
- Closed eye
 Calibration is difficult

Increased use of equalization forcing changes in testing: speed negotiation & Tx control

Generator

Attaining Loopback is often problematic.

unter 5.

At the simplest level, receiver testing is composed of:

- 1. Send **impaired signal** to the receiver under test
- The receiver decides whether the incoming bits are a one or a zero
- 3. The chip **loops back** the bit stream to the transmitter
- 4. The transmitter sends out exactly the bits it received
- 5. An error counter compares the bits to the expected signal and looks for mistakes (errors)



Test signal is changing:

- Vertical eye closure
- Closed eye
 Calibration is difficult

Increased use of equalization forcing changes in testing: speed negotiation & Tx control

Attaining **Loopback** is often **problematic**.

Returned signal is often also a **closed eye**, making error counting difficult

At the simplest level, receiver testing is composed of:

- 1. Send **impaired signal** to the receiver under test
- 2. The receiver decides whether the incoming bits are a one or a zero
- 3. The chip **loops back** the bit stream to the transmitter
- 4. The **transmitter sends out** exactly the bits it received
- 5. An error counter compares the bits to the expected signal and looks for mistakes (errors)



Generator

Agenda designinsight

1. Introduction

2.Stressed Eye

- 3. System Aspects
- 4. Beyond Compliance
- 5. Resources






2.Stressed Eye

- 3. System Aspects
- 4. Beyond Compliance
- 5. Resources


- Changing Test Signal Recipes
- Channel Considerations
- Calibration Challenges





Receiver Testing (a.k.a "Jitter Tolerance") Review

- Test receiver for error free operation (0 BER) while stressed with input jitter/impairments.
- Calibrated jitter/stress is added to Pattern
 Generator (PG), output is increased until receiver
 experiences bit errors, or test limit is reached.
- Test often repeated at another jitter frequency, results are plotted.









Receiver Testing (a.k.a "Jitter Tolerance") Review

- Test receiver for error free operation (0 BER) while stressed with input jitter/impairments.
- Calibrated jitter/stress is added to Pattern
 Generator (PG), output is increased until receiver experiences bit errors, or test limit is reached.
- Test often repeated at another jitter frequency, results are plotted.






- Stress recipe varies by standard. In theory it emulates the system impairments for the expected use.
- Higher data rates mean closed eyes and crosstalk are bigger issues.




Generic Stress Recipe



- PRBS data signal
- + Pre-emphasis
- + Jitter such as Random (RJ) and Sinusoidal (SJ)
- + Channel Inter-Symbol Interference (ISI)



Generic Stress Recipe




Traditional stressed eye

USB 3.0 Stress Recipe

designinsight

PCle 3
USB 3 ✓

USB 3.0 uses a representative **channel** – a **long USB cable**, which at 5Gb/s causes a **closed eye** to be formed.






- Overview

PCle 3	√
USB 3	

designinsight



(Taken from PCI Express Base Spec, Figure 4-71)




- Interference

PCle 3	✓	
USB 3		


designinsight




Differential Mode interference is used to simulate *uncorrelated* crosstalk. Operating PCle3 systems have multiple (x16) lanes sitting right next to each other with high likelihood of coupling from adjacent signals.



Common Mode interference is used to simulate *modulated voltage* and ground rails. It is difficult to completely filter out switching supplies in a PCIe3 system and other low frequency modulation effects beyond the loop bandwidth of the system.









- Channel

 Depending upon Host or Add-in Card, different test fixtures/combinations are used.

 ISI is large enough to mean the Eye is closed at the receiver.









- Calibration

PCle 3 ✓ USB 3

designinsight








Post-processing by software.

Several complex elements are accommodated in software including the IC package and elements within the IC including the equalizer.

This is still in flux – Correlation work ongoing between simulation and direct measurement and analysis techniques. Being refined at Plugfests







USB 3.0 Stress Recipe

- Calibration












- 1. Introduction
- 2. Stressed Eye

3. System Aspects

- 4. Beyond Compliance
- 5. Resources





Agenda


designinsight

- 1. Introduction
- 2. Stressed Eye


3. System Aspects

- 4. Beyond Compliance
- 5. Resources

- Closed Eye Return Signal
- Loopback
- Clocking








PCle 3 ✓

USB 3 designinsight




- Use external 'eye opener' equalizer to allow error counting
- E.g. National Semiconductor DS100BR410EVK-4 www.national.com/

•0000000000

Loopback

- Loopback usually specified in the standard with a method to initiate it.
 - 1. IC companies have control over their chips and can usually force the chip into loopback
 - 2. Often a pattern sent from a generator of a particular sequence is supposed to cause it also.
 - 1. Obeying loopback rules is not part of compliance test, so rules frequently broken.
 - 2. Attaining loopback at Plugfests can be painful.
- 2. Devices often fall out of loopback during testing.
- 3. Often hard to know device has attained loopback (waveform analyzer such as BERTScope ED often useful)







Loopback – USB3

PCIe 3
USB 3

designinsight

- USB3 specifies a sequence of bits to initiate it that forms a low frequency square wave ("LFPS").
- Frequently test equipment will use a separate generator for loopback initiation which switches out once loopback is attained.







Start

Method: Single Shot


Success

PCle 3 ✓
USB 3

Loopback - PCle 3

- PCIe 3 loopback is more complicated.
 - Speed negotiation natively 2.5GT/s, needs to negotiate up to 8GT/s
 - 2. Equalization negotiation receiver controls transmitter pre-emphasis and find optimum Tx & Rx settings 500ns compliance response time limit
 - 3. Setting of device into Loopback
- Initially "brute force" with static patterns
- Now compliant state machine
- Feedback from Plugfests is that Add-In Card manufacturers aren't implementing equalization negotiation yet. Instead test with limited number of pre-emphasis presets (3)








Clocking – PCle3

- Add-in cards take in a 100 MHz clock.
 - This is straight forward, test equipment usually provides sub-rate clock easily
 (1).
- Motherboards are harder DUT provides 100 MHz clock (2), but test equipment needs 8 GHz clock.
 - Could derive clock from 8 GT/s data signal using clock recovery (3). Device margins are small enough to mean worries about extra jitter added by the transmitter.
 - Ideally use well controlled clock multiplier from system 100 MHz clock.




PCle 3	✓
USB 3	




Clocking

designinsight

- Practical setup used for Plugfests to multiply system clock (2)
- Clock multiplied in two stages to preserve compliant loop bandwidth & peaking





PCle 3	√
USB 3	



31

Agenda

designinsight

- 1. Introduction
- 2. Stressed Eye
- 3. System Aspects

4. Beyond Compliance


5. Resources

When a Device Fails... What Next?



Beyond Compliance BERTScope = Debug/Characterization

designinsight




2. Adjust



Easy adjust with turn of the knob


3. Changes happen instantly



- You may need to try lots of different signal conditions
- May want to monitor BER while changing stress conditions on the fly

Beyond Compliance The BERTScope Analysis Tools

- Besides being a BERT, the BERTScope's "Scope" functionality brings benefits that complement those of the Tektronix scopes
- Analysis tools are full featured and easy to use



- Frees up the scope for other tasks
- Eye diagram for quick diagnosis of synchronization and BER failure issues
- Debug challenging signal integrity problems



Agenda designinsight

- 1. Introduction
- 2. Stressed Eye
- 3. System Aspects
- 4. Beyond Compliance
- 5. Demonstration

6. Resources





Resources

designinsight New! USB 3.0 Receiver Compliance Testing PCI Express 3.0 CEM Stressed Eye Calibration and Receiver Testing Methods of Implementation using Tektronix BERTScope BSA85C Analyzer, CR125A Clock Recovery, DPP125B De-Emphasis Processor, and USB3 Series 70000 Real-Time Oscilloscope 55W-26804-0 13 June 2011, Version 1.0 Tektroniz Confidential PCle3 55W-27105-0 Tektronix Tage 1 of 50

Extensive application information at:

www.tek.com


PCI-Sig, www.pcisig.com USB-IF, www.usb.org




- Higher speeds on cheap channel materials causing closed eyes from ISI and crosstalk
- Increased use of equalization forcing changes in testing: speed, equalization negotiation & Tx control
- Test signal is changing:
 - Vertical eye closure
 - Closed eye
- Calibration is evolving
- Attaining Loopback is often problematic.
- Returned signal is often also a closed eye, meaning eye needs opening before error counting

High Speed Receiver Test Solutions from Tektronix:

BERTScope Family



Arbitrary Waveform Generator (AWG) Family





Questions?





Tektronix®

