


# Receiver Testing to Third Generation Standards

Jim Dunford, October 2011




**Tektronix®**

# Agenda

designinsight

## 1. Introduction

2. Stressed Eye
3. System Aspects
4. Beyond Compliance
5. Resources
6. Receiver Test Demonstration




PCI Express is a trademark of PCI-Sig, [www.pcisig.com](http://www.pcisig.com)

USB is a trademark of USB-IF, [www.usb.org](http://www.usb.org)

# Introduction


designinsight



- Latest Generation Computer Standards have some **common trends**.
- We'll use **PCI Express Gen 3** as our main example
- We'll also use **USB 3.0**
- **Similar themes** are emerging in **other new standards** such as IEEE 100GbE etc.
- Conceptual example PCI Express link shown.

# Introduction - Basics

designinsight



At the simplest level, receiver testing is composed of:


1. Send **impaired signal** to the receiver under test
2. The **receiver decides** whether the incoming bits are a one or a zero
3. The chip **loops back** the bit stream to the transmitter
4. The **transmitter sends out** exactly the bits it received
5. An **error counter** compares the bits to the expected signal and looks for mistakes (errors)



# Introduction - Trends

designinsight

Higher speeds on cheap channel materials causing closed eyes from ISI and crosstalk



At the simplest level, receiver testing is composed of:

1. Send **impaired signal** to the receiver under test
2. The **receiver decides** whether the incoming bits are a one or a zero
3. The chip **loops back** the bit stream to the transmitter
4. The **transmitter sends out** exactly the bits it received
5. An **error counter** compares the bits to the expected signal and looks for mistakes (errors)

# Introduction - Trends

designinsight

Higher speeds on cheap channel materials causing closed eyes from ISI and crosstalk

Test signal is changing:

- Vertical eye closure
- Closed eye

Calibration is difficult

Generator

Counter

2.

4.

5.

At the simplest level, receiver testing is composed of:

1. Send **impaired signal** to the receiver under test
2. The **receiver decides** whether the incoming bits are a one or a zero
3. The chip **loops back** the bit stream to the transmitter
4. The **transmitter sends out** exactly the bits it received
5. An **error counter** compares the bits to the expected signal and looks for mistakes (errors)

# Introduction - Trends

designinsight

Higher speeds on cheap channel materials causing closed eyes from ISI and crosstalk

Test signal is changing:

- Vertical eye closure
- Closed eye

Calibration is difficult

Increased use of equalization forcing changes in testing: speed negotiation & Tx control

At the simplest level, receiver testing is composed of:

1. Send **impaired signal** to the receiver under test
2. The **receiver decides** whether the incoming bits are a one or a zero
3. The chip **loops back** the bit stream to the transmitter
4. The **transmitter sends out** exactly the bits it received
5. An **error counter** compares the bits to the expected signal and looks for mistakes (errors)

# Introduction - Trends

designinsight

Higher speeds on cheap channel materials causing closed eyes from ISI and crosstalk

Test signal is changing:

- Vertical eye closure
- Closed eye

Calibration is difficult

Increased use of equalization forcing changes in testing: speed negotiation & Tx control

Attaining Loopback is often problematic.

At the simplest level, receiver testing is composed of:

1. Send **impaired signal** to the receiver under test
2. The **receiver decides** whether the incoming bits are a one or a zero
3. The chip **loops back** the bit stream to the transmitter
4. The **transmitter sends out** exactly the bits it received
5. An **error counter** compares the bits to the expected signal and looks for mistakes (errors)



# Introduction - Trends

designinsight

Higher speeds on cheap channel materials causing closed eyes from ISI and crosstalk

Test signal is changing:

- Vertical eye closure
- Closed eye

Calibration is difficult

Increased use of equalization forcing changes in testing: speed negotiation & Tx control

Attaining Loopback is often problematic.

Returned signal is often also a closed eye, making error counting difficult

At the simplest level, receiver testing is composed of:

1. Send **impaired signal** to the receiver under test
2. The **receiver decides** whether the incoming bits are a one or a zero
3. The chip **loops back** the bit stream to the transmitter
4. The **transmitter sends out** exactly the bits it received
5. An **error counter** compares the bits to the expected signal and looks for mistakes (errors)

# Agenda

designinsight


## 1. Introduction

## 2. Stressed Eye

## 3. System Aspects

## 4. Beyond Compliance

## 5. Resources



# Agenda

designinsight

## 1. Introduction


# 2. Stressed Eye

## 3. System Aspects

## 4. Beyond Compliance

## 5. Resources


- Changing Test Signal Recipes
- Channel Considerations
- Calibration Challenges



# Receiver Testing (a.k.a “Jitter Tolerance”) Review


designinsight

- Test receiver for **error free operation** (0 BER) while stressed **with input jitter/impairments**.
- **Calibrated jitter/stress** is added to Pattern Generator (PG), **output is increased** until receiver **experiences bit errors**, or test limit is reached.
- Test often repeated at another jitter frequency, results are plotted.



**Pattern  
Generator**

Pattern




High Speed  
Amplifiers  
etc.



# Receiver Testing (a.k.a “Jitter Tolerance”) Review


designinsight

- Test receiver for error free operation (0 BER) while stressed with input jitter/impairments.
- Calibrated jitter/stress is added to Pattern Generator (PG), output is increased until receiver experiences bit errors, or test limit is reached.
- Test often repeated at another jitter frequency, results are plotted.



Pattern  
Generator

Pattern



Stress  
Impairments

High Speed  
Amplifiers  
etc.




- **Stress recipe varies by standard.** In theory it emulates the system impairments for the expected use.
- **Higher data rates mean closed eyes and crosstalk are bigger issues.**



# Generic Stress Recipe

designinsight




Traditional **stressed eye** typically **composed of**:

- PRBS **data signal**
- + **Pre-emphasis**
- + Jitter such as Random (**RJ**) and Sinusoidal (**SJ**)
- + Channel Inter-Symbol Interference (**ISI**)

# Generic Stress Recipe

Traditional **stressed eye** typically **composed of**:

- PRBS **data signal**
- + **Pre-emphasis**
- + Jitter such as Random (**RJ**) and Sinusoidal (**SJ**)
- + Channel Inter-Symbol Interference (**ISI**)




# USB 3.0 Stress Recipe

designinsight

PCIe 3	
USB 3	✓

USB 3.0 uses a representative **channel** – a **long USB cable**, which at 5Gb/s causes a **closed eye** to be formed.




# PCIe Gen 3 Stress Recipe

## - Overview

PCIe 3	✓
USB 3	

designinsight

PCI Express Gen 3 uses a long **circuit board channel** that **closes the eye**, and two forms of vertical eye closure ('**Interference**').




(Taken from PCI Express Base Spec, Figure 4-71)

# PCIe Gen 3 Stress Recipe

## - Interference



PCIe 3	✓
USB 3	

designinsight



**Differential Mode** interference is used to simulate *uncorrelated crosstalk*. Operating PCIe3 systems have multiple (x16) lanes sitting right next to each other with high likelihood of coupling from adjacent signals.

**Common Mode** interference is used to simulate *modulated voltage and ground rails*. It is difficult to completely filter out switching supplies in a PCIe3 system and other low frequency modulation effects beyond the loop bandwidth of the system.






# PCIe Gen 3 Stress Recipe

## - Channel

PCIe 3	✓
USB 3	

designinsight

- Depending upon Host or Add-in Card, different test fixtures/combinations are used.
- ISI is large enough to mean the **Eye is closed at the receiver.**





# PCIe Gen 3 Stress Recipe

## - Calibration

PCIe 3	✓
USB 3	

designinsight


Long waveform  
capture by Real Time  
Scope



### Post-processing by software.

Several complex elements are accommodated in software including the IC package and elements within the IC including the equalizer.

***This is still in flux*** – Correlation work ongoing between simulation and direct measurement and analysis techniques. **Being refined at Plugfests**



Post-processing



# USB 3.0 Stress Recipe

## - Calibration

PCIe 3	✓
USB 3	

designinsight


Long waveform  
capture by Real Time  
Scope



Channel


Test  
Equipment

Post-  
processing



Mature standard  
with fully automated  
solutions for stress  
calibration and good  
correlation

# PCIe Gen 3: Example Add-In Card Stress Calibration






# Agenda

designinsight

1. Introduction
2. Stressed Eye

## 3. System Aspects

4. Beyond Compliance
5. Resources





# Agenda


designinsight

1. Introduction
2. Stressed Eye

## 3. System Aspects

4. Beyond Compliance
5. Resources

- Closed Eye Return Signal
- Loopback
- Clocking




# PCIe Gen 3: Test Setup with DUT

PCIe 3	✓
USB 3	

1. Stressed Eye is intentionally closed

designinsight  
Tx (Out)








# Loopback

designinsight

1. Loopback usually **specified in the standard** with a method to initiate it.
  1. **IC companies have control** over their chips and can **usually force the chip into loopback**
  2. Often a pattern sent from a generator of a **particular sequence** is supposed to cause it also.
    1. Obeying loopback rules is not part of compliance test, so **rules frequently broken.**
    2. Attaining loopback at **Plugfests can be painful.**
2. Devices often **fall out** of loopback during testing.
3. Often **hard to know** device has attained loopback (*waveform analyzer such as BERTScope ED often useful*)





# Loopback – **USB3**

PCIe 3	
USB 3	✓

designinsight

- USB3 specifies a sequence of bits to initiate it that forms a **low frequency square wave** (“LFPS”).
- Frequently test equipment will use a **separate generator** for loopback initiation which **switches** out once loopback is attained.





# Loopback – PCIe 3

PCIe 3	✓
USB 3	

designinsight

- **PCIe 3 loopback is more complicated.**
  1. **Speed negotiation** – natively 2.5GT/s, needs to negotiate up to 8GT/s
  2. **Equalization negotiation** – receiver controls transmitter pre-emphasis and find optimum Tx & Rx settings – 500ns compliance response time limit
  3. **Setting of device into Loopback**
- Initially “**brute force**” with static patterns
- Now **compliant state machine**
- Feedback from Plugfests is that Add-In Card manufacturers **aren't implementing equalization negotiation yet**. Instead test with limited number of pre-emphasis presets (3)

PCIe 8 Gbps Transmitter Compliance Patterns for Lane 0 and Matching DPP Configurations (BERTScope B and C Models)

8Gbps\_PCIe\_TX\_Lane\_0\_-0dB\_0dB.ram  
8Gbps\_PCIe\_TX\_Lane\_0\_-0dB\_2dB.ram  
8Gbps\_PCIe\_TX\_Lane\_0\_-0dB\_2p5dB.ram  
8Gbps\_PCIe\_TX\_Lane\_0\_-0dB\_3p5dB.ram  
8Gbps\_PCIe\_TX\_Lane\_0\_-2p5dB\_0dB.ram  
8Gbps\_PCIe\_TX\_Lane\_0\_-3p5dB\_0dB.ram  
8Gbps\_PCIe\_TX\_Lane\_0\_-3p5dB\_3p5dB.ram  
8Gbps\_PCIe\_TX\_Lane\_0\_-4p5dB\_0dB.ram  
8Gbps\_PCIe\_TX\_Lane\_0\_-6dB\_0dB.ram  
8Gbps\_PCIe\_TX\_Lane\_0\_-6dB\_3p5dB.ram  
PCIe\_P0\_0dB\_-6dB.dpp  
PCIe\_P1\_0dB\_-3p5dB.dpp  
PCIe\_P2\_0dB\_-4p4dB.dpp  
PCIe\_P3\_0dB\_-2p5dB.dpp

**“Brute Force” patterns for BERTScope**

**Diagnostic state machine (500us)**

PCIe Auto-Negotiation

Auto-Negotiation Settings

☒ Emulate endpoint (upstream port)  
☐ Emulate root complex (downstream port)

Link # 0x00  
Lane # 0  
nFTS 4  
Preset 4

☐ Fast Protocol Acknowledge  
☐ Filter SKIPs to Detector

Perform Auto Negotiation

Current Status: In Loopback

Last Auto-Negotiation Results

Equalization Status: Speed negotiation: Complete  
Equalization Phase 1: Complete  
Equalization Phase 2: Complete  
Equalization Phase 3: Failed  
Not in Loopback Mode

Resyncs: 25  
Invalid PCI-E blocks: 345


Req #	Preset	Pre-cursor	Cursor	Post-cursor	Valid
1	0x0				x
2	0x0				x
3	0x1				x
4	0x2				x
5	0x2				x
6		0x2A	0x26	0x9	x
7	0x3				x

Gen: User 10.70010 Gbit/s  
Det: Unstable Clock  
BER: N/A

# Clocking – PCIe3

designinsight

- **Add-in cards** take in a 100 MHz clock.
  - This is **straight forward**, test equipment usually provides sub-rate clock easily (1).
- **Motherboards are harder** – DUT provides 100 MHz clock (2), but test equipment needs **8 GHz clock**.
  - Could derive clock from 8 GT/s data signal using clock recovery (3). Device margins are small enough to mean worries about extra jitter added by the transmitter.
- **Ideally** use **well controlled clock multiplier** from system 100 MHz clock.




PCIe 3	✓
USB 3	


# Clocking

designinsight

- **Practical setup** used for Plugfests to multiply system clock (2)
- Clock multiplied in two stages to preserve **compliant loop bandwidth & peaking**



2. 100 MHz Clock



PCIe 3	✓
USB 3	


# Agenda

designinsight

1. Introduction
2. Stressed Eye
3. System Aspects

## 4. Beyond Compliance

5. Resources




**When a Device Fails... What Next?**



# Beyond Compliance

## BERTScope = Debug/Characterization

designinsight




2. Adjust



*Easy adjust with turn of the knob*

3. Changes happen instantly



- You may need to **try lots of** different **signal conditions**
- May want to **monitor BER** while **changing stress conditions** on the fly




# Beyond Compliance

## The BERTScope Analysis Tools

designinsight

- Besides being a BERT, the BERTScope's **“Scope” functionality** brings benefits that complement those of the Tektronix scopes
- **Analysis tools are full featured and easy to use**




- Frees up the scope for other tasks
- **Eye diagram for quick diagnosis** of synchronization and BER failure issues
- **Debug** challenging **signal integrity problems**

# Agenda

1. Introduction
2. Stressed Eye
3. System Aspects
4. Beyond Compliance
5. Demonstration

## 6. Resources

designinsight



# Resources

designinsight

**New!**

PCI Express 3.0 CEM Stressed Eye  
Calibration and Receiver Testing  
Methods of Implementation using  
Tektronix BERTScope BSA85C Analyzer,  
CR125A Clock Recovery,  
DPP125B De-Emphasis Processor, and  
Series 70000 Real-Time Oscilloscope

13 June 2011, Version 1.0

Tektronix Confidential

**PCIe3**

55W-27105-0

Page 1 of 10



**USB3**

55W-26804-0

Extensive application  
information at:

[www.tek.com](http://www.tek.com)

**PCI-Sig**, [www.pcisig.com](http://www.pcisig.com)

**USB-IF**, [www.usb.org](http://www.usb.org)

# Summary

designinsight


- **Higher speeds** on **cheap** channel **materials** causing **closed eyes** from ISI and crosstalk
- Increased **use of equalization** forcing changes in testing: speed, equalization negotiation & Tx control
- Test signal is changing:
  - **Vertical eye closure**
  - **Closed eye**
- **Calibration** is evolving
- Attaining **Loopback** is often **problematic**.
- **Returned signal** is often also a **closed eye**, meaning eye needs opening before error counting

High Speed Receiver Test Solutions from Tektronix:

**BERTScope** Family




Arbitrary Waveform Generator (**AWG**) Family





# Questions?







designinsight

**Tektronix®**