#### Serial Data Transmitter & Link Analysis

The Evolution of Serial Data testing and how to prepare for next generation standards

John Calvin, Tektronix





#### Serial Data Transmitter & Link Analysis

designinsight

- High Speed Serial Data Overview and Standards
- Channel modeling and Equalizers
- Transmitter Characterization
  - Core AC parametric and Jitter Measurements
  - Advances in jitter decomposition.
  - BUJ and relevance to multilane topologies.
- Digital Trigger and Data Decode

#### Emerging High Speed Standards

#### Standards REFERENCES

- (1) Richard Mellitz: Intel: T10/ 11-275r0 SAS-3 12Gbs Transmitter Device Test Proposal
- (2) Doron Lapidot: Tyco: T10/10-219r0 SAS 3.0 B-t-B Connector & Cable assembly Channel Performance @ 12Gbps "Modeling, Measurements & Simulations for BER compliance with multi Aggressor System Interconnect"
- (3) Mickey Felton: EMC: T10/11-239r0 Channel compliance points and lengths
- (4) Kevin Witt: Maxim: T10/11-221r4 SAS-3 Electrical Spec (Draft)
- (5) Mathieu Gagnon : PMC-SIERRA: T10/11-008r3 SAS-PHY: SAS3\_EYEOPENING update
- (6) Mladen Luksic: SATA-IO: IW12 Roadmap Update
- (7) Intel: Thunderbolt .5 Revision Specification

#### General REFERENCES:

[1] IEEE is 25Gb/s on-board signaling Viable? KAM et al.: IEEE Transactions on advanced Packaging, Vol. 32, No. 2, May 2009.

[2] IEEE CMOS SerDes core with feed-forward and decision-feedback equalization . T. Beukem et al.: IEEE J. Solid-State Circuits, vol. 40, no. 12, pp.

2 2633–2645 2011 DI Fall Seminar



designinsight

# High Speed Serial Data Overview and Standards





3

#### High Speed Serial: Defined

- Fast serialized data buses are replacing many parallel buses
  - Fast serial signals were found mostly in Telecom and Datacom industries. They now span several industries including Computer, Consumer, Government, and even Automotive.
  - High Speed Serial applications range from hundreds of MHz to tens of GHz: these speeds span the Tektronix performance and high bandwidth products.



### Specific Requirements for High Speed Standards Very different technologies which share a great deal.

|                                      | Data rate/lane<br>[Gbps] | Pre- / De-<br>emphasis in<br>Tx | Equalization:<br>FFE only: ○<br>FFE/DFE: ●<br>CTLE: ◆ | Far End<br>Channel Emulation |
|--------------------------------------|--------------------------|---------------------------------|---|------------------------------|
| USB 3.0                              | 5                        | •                               | •   | •                            |
| DisplayPort HBR2                     | 5.4                      | •                               | •   | •                            |
| SATA Gen 3                           | 6                        |                                 |   | •                            |
| SATA Express (Gen 4)                 | 8                        | •                               | •   | •                            |
| PCI Express 3.0                      | .0 8 •                   |                                 | •   | •                            |
| SAS-3                                | 12                       | •                               | •   | •                            |
| 10GE Ethernet KR<br>(backplane)      | 10.3125                  | •                               | •   | •                            |
| Thunderbolt                          | 10.3125                  | •                               | •   |                              |
| FibreChannel 16GFC<br>InfiniBand FDR | 14.025                   | •                               | •   | •                            |
| IEEE 802.3ba 100 GbE 4x25            | 28 (w FEC)               | •                               | •   | •                            |



designinsight

## **Channel modeling and Equalizers**



2011 DI Fall Seminar

Tektronix<sup>®</sup>

# History: One has to know where they've been to see where they are going designinsight

EPHONE

BELL System

NES DEPA

 Modern transmission control systems make<sup>Oct. 19, 1937.</sup> use of an array of Transmit (Tx) and Receiver (Rx) equalization techniques to overcome the frequency dependant losses
 A state of the frequency dependant losses
 A state of the frequency dependant losses

AMERIC





H. W. BODE

ATTENUATION EQUALIZER

Filed Jan. 30, 1936

FIG.1

NETWORK

FIG.3

NET WORK

FIG.6

2,096,027

4 Sheets-Sheet 1









Tektron

H.W.BODE

#### Fast forward 70 years: Digital Feed Forward and Decision Feedback equalization

- A non-recursive DFE can only compensate a fixed time span of ISI. In very lowbandwidth channels, significant post-cursor ISI may fall outside the time span covered by the DFE taps.
- FFE can compensate ISI over a very wide time span since the FFE filter response is convolved with the impulse response of the channel.
- The utility of FFE alone drops off rapidly over complex channels which have spectral nulls (Via stubs, connectors, etc) which require many FFE taps to cancel reflections.
- Optimal solutions exist around 4-tap FFE with 20+ tap DFE designs. More emphasis is required in the Receiver section of the topology as more aggressive FFE makes crosstalk worse.
   Tx Side: Linear Transversal Feed Forward Equalizer:



#### SDLA (Serial Data Link Analysis) High Speed Serial Requirements

designinsight



- Traditional measurement techniques are inadequate e.g., measuring transmitter or receiver alone is insufficient
- Must understand interactions between transmitter, channel and receiver
- New techniques (Equalization) employed to compensate for signal loss at speeds >2.5 Gb/s
- Must analyze pre-emphasis effects at the transmitter output to see if sufficient
- Need to understand effects/remove of measurement systems (e.g., test fixture, probing)
- Channel performance does not easily scale with transmitter/receiver performance

#### Complete Link Needs to be Considered – Need for Serial Data Link Analysis





#### Dynamic Range Range -vs Data Rates –vs-Channel Loss



designinsight

- 10+G datarates are being achieved by both advanced DFE, and FFE systems with link training and adaptive channel compensation.
- Channel bandwidth is determined largely by the intersection of de-embed stop bands and even signal harmonic content.
- The focus is on **extracting** *the un-tapped carrier capacity* in the low dynamic range regions of the transmission channels.



2011 DI Fall Seminar

10

#### **Design Problem:**

#### FFE, Crosstalk, Crosstalk, Crosstalk, DFE, 50mV designinsight

- Significant advances in high tap count Decision Feedback Equalization are key to operating above 10Gbs.
- Mitigating the complex Channel Crosstalk and Signal loss problems are the largest design challenge today.
- Typical Escape Structure bandwidth is 18GHz.
- Crosstalk is often beyond the capability of current equalization architectures to combat, and needs to be quantified if accurate performance projections are to be made based on experimental measurements. For short channels, NEXT may be less of an issue since the insertion loss is not as severe; however, in longer links and at higher data rates it has the potential to become a dominant design consideration. Ref:[1]

KAM et al.: IS 25 Gb/s ON-BOARD SIGNALING VIABLE?



329

Tektronix

#### Spectrum PRBS7 12G NRZ Power Spectrum

#### designinsight





### Bandwidth Signal Acquisition and bit rate harmonics

designinsight





#### Bandwidth Filter Stop-Band Characteristics

🦊 Bandwidth Limit Filter Design Hard or Soft Stop Band Low Pass Filter specification allow either a agnitude Response (dB) Gaussian or a brick-wall stop band performance. 🛃 Bandwidth Limit Filter Design Low Pass Filter Frequency (GHz) Apply Sample Rate: 100 GS/s ification Length: 265 Export Stopband GHz Stopband dB Magnitude Response (dB) 25 -80 Close Low rugo rug Frequency (GHz) Apply Sample Rate: 100 GS/s **Filter Specification** Frequency (GHz) Lenath: 529 Sample Rate: 50 GS/s Apply Filter Specification Export Stopband GHz Stopband dB **BW GHz** Length: 29 Export **BW GHz** Stopband GHz Stopband dB 24 24.5 -80 Close 18 22.5 -80 Close 14 2011 DI Fall Seminar

designinsight

#### **Bandwidth** Signal Acquisition and bit rate harmonics

designinsight



![](_page_14_Picture_3.jpeg)

### De-Embed Transmitter Topology and test points

- Base Specification Measurements are defined at the pins of the transmitter
- Signal access at the pins is often not accessible
- De-embedding is required to see what the signal looks like at the pins of the TX, without the added effects of the channel
- S-parameters are acquired on the replica channel

![](_page_15_Figure_6.jpeg)

#### De-Embed Basics

- Classical performance vs robustness design tradeoff
- Performance specification
  - Given closed-loop response, an ideal transfer function with flat response

![](_page_16_Figure_4.jpeg)

- Gain 1 and then steep roll-off to avoid any aliasing and noise amplification
- Influenced by the quality of the board, noise content of the S-parameter measurements, assumed receiver bandwidth and noise sensitivity.
- Robustness specification
  - How much does the "plant" vary? If we use the same de-embed filter for a slightly different channel than the S-parameters is it stable? Is the performance anywhere close to original objective?
  - Sensitivity to noise
- De-embedding issues
  - Causality, passivity, phase aliasing, interpolation/extrapolation

![](_page_16_Picture_12.jpeg)

### De-Embed Thunderbolt Fixture De-Embed example

designinsight

SDLA S21 Input Data Plots Starting with a Fixtures 🗅 🚘 🖬 🔍 Q 🦑 🐌 🐙 🔲 📰 and Channel's SDD21 Magnitude: sdd21 of Fixture and Channel X: Freq (GHz) Y: Mag (dB) profile - 0 X SDLA Filter Frequency Domain Plots 🗅 🚄 🔲 🔍 Q 🦑 🖲 🐙 🔲 📰 Y: Mag (dB) Magnitude: Blocks X: Freq (GHz) Y: Mag (dB) Magnitude: Test Points X: Freq (GHz) Fixture Emphasis CTLE Phase: Blocks **Phase: Test Points** Y: Ang (Rad) X: Freq (GHz)

 The inverse of this channel response convolved with a user specified stop band provides a de-embed solution which removes "most" of the undesired effects.

![](_page_17_Figure_4.jpeg)

18

#### De-Embed Thunderbolt Fixture De-Embed results

designinsight

#### Measurement Results

| Description         | Mean              | Std Dev | Max      | Min      | p-p     | Population | Max-cc  | Min-cc  |
|---------------------|-------------------|---------|----------|----------|---------|------------|---------|---------|
| Height1, Math1 🛛 🤇  | 370.29mV          | V0000.0 | 370.29mV | 370.29mV | V0000.0 | 1          | V0000.0 | V0000.0 |
| Current Acquisition | 370.29mV          | V0000.0 | 370.29mV | 370.29mV | V0000.0 | 1          | V0000.0 | V0000.0 |
| Height2, Math3      | 405.59mV          | V0000.0 | 405.59mV | 405.59mV | V0000.0 | 1          | V0000.0 | V0000.0 |
| Current Acquisition | 405.59mV          | V0000.0 | 405.59mV | 405.59mV | V0000.0 | 1          | V0000.0 | V0000.0 |
| TJ@BER1, Math1 🔇    | 19.175ps          | 0.0000s | 19.175ps | 19.175ps | 0.0000s | 1          | 0.0000s | 0.0000s |
| Current Acquisition | 1 <u>9.175</u> ps | 0.0000s | 19.175ps | 19.175ps | 0.0000s | 1          | 0.0000s | 0.0000s |
| TJ@BER2, Math3 🔇    | 17.304ps          | 0.0000s | 17.304ps | 17.304ps | 0.0000s | 1          | 0.0000s | 0.0000s |
| Current Acquisition | 17.304ps          | 0.0000s | 17.304ps | 17.304ps | 0.0000s | 1          | 0.0000s | 0.0000s |

- Pass/Fail Summary No pass/fail limits are currently selected.
- Plot Images

19

Measurement Plot(s)

![](_page_18_Figure_7.jpeg)

#### Impedance Matching Re-Normalization

designinsight

- S-parameters can now be re-normalized
- Click the Tools button on the main SDLA screen (this is in the right panel)
- Click load to load the S-parameter file
- Change the reference impedance (in this example 30ohm)
- Click Apply and then Save. The new S-parameter can now be used in the fixture or channel blocks

![](_page_19_Picture_7.jpeg)

designinsight

## **Transmitter Characterization**

![](_page_20_Picture_2.jpeg)

![](_page_20_Picture_3.jpeg)

![](_page_20_Picture_4.jpeg)

21

#### Transmitter Characterization: Measurements

designinsight

- Most standards call out a wide set of electrical specifications required to ensure product interoperability as Industry and Regional regulations.
- These tests are performed on a wide set of test patterns designed to stress different susceptibilities.

  Violage
  Mark III size type Diagram
  - Transition Timing (Rise/Fall)
  - Intra-Pair Skew
  - AC Common Mode RMS
  - AC Common Mode Peak
  - JTF Eye Height
  - JTF Eye Width
  - Max Differential Voltage
  - JTF Total Jitter at 10<sup>-12/13</sup> BER
    - Rj, Dj, Tj
  - Unit Interval
  - SSC Modulation Frequency
  - SSC Modulation Deviation

![](_page_21_Figure_16.jpeg)

![](_page_21_Picture_17.jpeg)

#### Transmitter Characterization: Precise Characterization of Silicon

designinsight

**Tektronix**<sup>®</sup>

![](_page_22_Figure_2.jpeg)

- 33GHz multi-channel acquisition offers 100GS/sec resolution to resolve edges down to 9psec.
- 250M/channel acquisitions.

designinsight

## Digital Trigger and Data Decode

![](_page_23_Picture_2.jpeg)

![](_page_23_Picture_3.jpeg)

### Search Trigger and Search on 8b/10b Buses

designinsight

![](_page_24_Figure_2.jpeg)

### Decode User customizable multi lane decode.

designinsight

![](_page_25_Figure_2.jpeg)

designinsight

## **Emerging High Speed Standards**

![](_page_26_Picture_2.jpeg)

![](_page_26_Picture_3.jpeg)

# Emerging Standards SAS-3

designinsight

![](_page_27_Picture_2.jpeg)

Tektronix<sup>®</sup>

Ref(5): PMC

28

#### SAS3\_EYEOPENING Usage Review Compliance Points

![](_page_28_Picture_1.jpeg)

**Tektronix**<sup>®</sup>

- SAS3\_EYEOPENING is used to transform the measurement from a Physical Compliance point into an Electrical Compliance Point
  - CT/IT into ET for TX Equalization & Amplitude
  - CT/IT into ER for TX ISI and crosstalk
  - CR/IR into ER for crosstalk and RX stress pattern calibration and for Middle section ISI compliance
  - De-embedding of test fixture is allowed (other "Probe Point" usage in SAS2)

![](_page_28_Figure_7.jpeg)

# Preliminary SAS-3 Tx PreC, PostC Requirements

designinsight

![](_page_29_Figure_2.jpeg)

Table 34 — Transmitter waveform command set and transmitter circuit response

Figure 107 — <u>12 Gbps Reference Transmitter Circuit Output Waveform</u>

![](_page_29_Picture_5.jpeg)

# Post Cursor and signal swing controls in DP12 for reference (Very similar to SAS-3)

designinsight

|                |                        |  | 458.81                          | Name         X         Y           m1         24.0100         -378.9474           m2         24.9359         378.9474 |  |
|----------------|------------------------|--|---------------------------------|---|--|
| <b>W</b> TekEx | oress DisplayPortTx    |  | 375.00                          | m3 25.8909 421.0526 m2 m2   |  |
|                |                        |  | 250.00                          | /   |  |
|                |                        | DUT ID DUT001  |                                 |   |  |
| Setup          |                        |  | 125.00                          |   |  |
|                | Д                      | 📀 Acquire live waveforms 🛛 🔘 Use pr  | e-recorded waveform files       |   |  |
| Statue         | 2 Test Selection       |  |                                 |   |  |
| Status         | T                      | View Compliance  | -125.00                         |   |  |
|                | 3 Acquisitions         |  | -250.00                         |   |  |
| Results        | <b>·</b>               | Version CTS 1.2 🔻  |                                 |   |  |
|                | Care and               |  | -375.00                         | m   |  |
| Plots          | 4 Configure            | Device Profile   | -452.77                         | 23.75 25.00   | Time Inst 26.25 27.50 28.29  |
|                | <u> </u>               |  |                                 | Table 3-2: P<br>Pre-emphasis Setting  | ost Cursor Tap Coefficients (Informative)<br>Informative Normalized Tap Coefficients |
|                | 5 Preferences          | Data Rates   | Pre-Emphasis Level              | Pre-emphasis Pre-empha<br>Level Cursor2   | asis Post Main Cursor Post Cursor1 Post Cursor2                                      |
| Reports        | T                      | 🗸 RBR 🗸 HBR 🗸 HBR2   | 🗸 0 (0 dB) 🗹 2 (6 dB)           |   | 1 0 0<br>0.95 0 0.05<br>0.90 0 0.10  |
|                |                        | D-41   | 🗸 1 (3.5 dB) 🗸 3 (9.5 dB)       | 0 3   | 0.85 0 0.15<br>0.835 -0.165 0  |
|                |                        | Patterns   |                                 | 1 1 2   | 0.785 -0.165 0.05<br>0.735 -0.165 0.10<br>0.695 0.165 0.10                           |
|                |                        | ✓ D10.2 ✓ PRBS7 ✓ COMP   | Voltage Swing                   | 2 0   | 0.885 -0.165 0.15<br>0.75 -0.25 0<br>0.70 -0.25 0.05                                 |
|                |                        | V PLTPAT V PCTPAT  | 🗸 0 (400mV) 🗹 2 (800mV)         | 2 2 2 3   | 0.65 -0.25 0.10<br>0.60 -0.25 0.15   |
|                |                        |  | ✓ 1 (600mV) ✓ 3 (1200mV)        | 3 0<br>3 1  | 0.67 -0.33 0<br>0.62 -0.33 0.05  |
|                |                        | Post Cursor2 Level   |                                 | 3 3   | 0.52 +0.33 0.15  |
|                |                        | 🗸 Level 0 🖌 Level 2  | SSC                             |   |  |
|                |                        | V Level 1 V Level 3  | Both Supported                  |   |  |
|                |                        | And a second |                                 |   |  |
|                | Prev                   | Link Width   | DUT Automation                  |   |  |
|                |                        | 4 Lanes  |                                 |   |  |
|                | Novt                   |  | Automate with AUX Controller    |   |  |
|                | T                      | Selected Test Lanes  | Prompt me if signal check fails | <b>*</b>  |  |
|                |                        | Lane0Lane1Lane2Lane3   |                                 |   |  |
|                |                        |  |                                 | Adv Setup   |  |
|                | Tektronia Status Readu |  |                                 | DPOJET  |  |
| 31             | TEKTIONE Status Ready  |  |                                 |   | lektronix <sup>®</sup>   |
| 201            | 1 DI Fall Seminar      |  |                                 |   |  |

### Mini-SAS HD Plug Test Adapter Top Views

designinsight

**Tektronix**<sup>®</sup>

![](_page_31_Figure_2.jpeg)

#### Emerging Standards Thunderbolt

#### designinsight

![](_page_32_Figure_2.jpeg)

![](_page_32_Picture_3.jpeg)

![](_page_32_Picture_4.jpeg)

2011 DI Fall Seminar

Tektronix<sup>®</sup>

## **Thunderbolt Overview**

- Thunderbolt signaling is a dual NRZ (64/66b Encoded) 10.3125Gb/sec (Same as SFP+) differential Tx pairs and two differential Rx pairs.
- Instrument BW has been set at 16GHz by Intel. The connectors do not pass significant energy beyond 16GHz, and the noise content beyond 16G is regarded as a significant measurement liability. All instruments will use a hard 16G limit on BW.
- Tektronix and GRL have partnered on test development and efforts towards enabling the Thunderbolt ecosystem with an test MOI which illustrates sanctioned methods of test for Transmitter, Receiver and Channel characterization.
- Intel Thunderbolt Overview with Intel's Jason Ziller: <u>http://www.youtube.com/watch?v=gk69pCcVSSQ</u>

![](_page_33_Picture_6.jpeg)

![](_page_33_Picture_8.jpeg)

## **Thunderbolt Transmitter Testing**

designinsight

![](_page_34_Figure_2.jpeg)

Tektronix<sup>®</sup>

## **Thunderbolt Transmitter Testing**

![](_page_35_Figure_1.jpeg)

- One of the key benefits of the Thunderbolt design is an architecture which alleviates needs to perform "Far End" signal integrity analysis as found in other standards such as USB3, SAS, or PCIE.
- The absence of link negotiation and having to deal with the uncertainty of an unknown cable (Channel) and a unknown receiver (Disk Drive for instance) greatly simplifies and improves the link integrity.
  - The Tx system has to manage a fairly simple contract to deliver bits to the connector point with a 1E-12 BER certainty.
  - The Active Cable (which does it's own smart link negotiation on power up) has an independent contract to deliver bits from one end to the other with a 1E-12 BER certainty.
  - The Rx system has to manage the receipt of the signals to a certainty 1E-12 BER.
- The three independent contracts are designed to work together as a system, but complex system level link negotiation is not required.

36

![](_page_35_Picture_10.jpeg)

# Thunderbolt Receiver: Stressed Pattern Calibration

designinsight

 The Receiver test pattern used in Thunderbolt is a PRBS-31, however the calibration is performed on a PRBS-11 pattern.

| BERScopeSj | DP         |
|------------|------------|
|            | BERScopeSj |

- 3MHz 26%
- 4.8MHz 7%
- 100MHz 8%

| Receiver<br>Tolerance | PHY4.1 |            | PRBS-31          | TBD   | Spec<br>Figure 4-4 | UI pp   |                      |
|-----------------------|--------|------------|------------------|---|--------------------|---|----------------------|
|                       | Re     | ceiver Str | ess Calibration: | SSC<br>Inner Eye Voltage<br>AC-CM_mms<br>AC-CM_pk_pk<br>SJ Amplitude<br>3MHz<br>4.8MHz<br>100MHz<br>DDJ<br>RJ<br>TJ |                    | kHz<br>mV ms<br>mV pp<br>UI pp<br>UI pp<br>UI pp<br>UI pp<br>UI pp<br>UI pp | BSA12SC<br>BERTScope |

![](_page_36_Figure_8.jpeg)

310mUI

123mUI 128mUI

![](_page_36_Figure_11.jpeg)

![](_page_36_Picture_12.jpeg)

2011 DI Fall Seminar

37

## **Instrument Considerations**

designinsight

### Phase 0 (Thunderbolt Silicon/System Designers):

- 30+G Real Time Oscilloscope to Tx Characterization and Rx Calibration
- BertScope: 12G stimulus and error detector for Receiver Testing/Cable Testing.

### Phase 1-2 (ODM/OEM):

- 20 GHz Real Time Instrumentation (De-Embed Stop Band set to 4'th harmonic)
- 12.5G BertScope for receiver testing.

![](_page_37_Figure_8.jpeg)

# Thunderbolt Digital Port Micro Controller

 The Digital Port Micro is responsible for Test Pattern and general state control, as well as error polling in the DUT. For hosts this is not essential but for devices (disk arrays) it is.

4 High Speed

Thunderbolt Plug Conn

Thunderbolt Fixture Micro Controller, UART, and Power Testing Board

USB to PC Connection for Control 8 Low Speed Signal lines for Control and Power Testing (10 – Position Connector)

Input Power Connectors

![](_page_38_Picture_9.jpeg)

designinsight

![](_page_39_Picture_1.jpeg)

![](_page_39_Picture_2.jpeg)