### **Tektronix Innovation Forum**

#### Enabling Innovation in the Digital Age


#### 工业界最新高速接口测试方案


Presenter: Cyphei Chang



# PCIe Gen3 Tx Solutions


#### AE University – July 2013












**Tektronix**®

### PCIe Base vs CEM Testing


- What test point each type of testing addresses?
- How do we get to see the signal at the point of interest?






### System (Base Spec) Tx Testing

- Base Specification Measurements are defined at the pins of the transmitter
- Signal access at the pins is often not possible
- De-embedding is required to see what the signal looks like at the pins of the TX, without the added effects of the channel
- S-Parameters are acquired on the replica channel



#### Add-In Card (CEM Spec) Tx Testing

- CEM Specification Measurements are defined at the slicer of a receiver
- Signal access is not possible
- Embedding of the compliance channel and package, as well as application of the behavioral equalizer is required
- SigTest or custom software like DPOJET will perform the embedding and calculate measurements






#### **Compliance Patterns**

 Once in compliance mode, bursts of 100MHz clock can used to cycle through various settings of compliance patterns to perform, Jitter, voltage, timing measurements.

Data Rate	Preshoot	De-emphasis
2.5 GT/s,		-3.5 dB
5.0 GT/s,		-3.5 dB
5.0 GT/s,		-6.0 dB
8.0 GT/s,	P0 = 0.0	-6.0±1.5dB
8.0 GT/s,	P1 = 0.0	-3.5±1.5dB
8.0 GT/s,	P2 = 0.0	-4.4±1.5dB
8.0 GT/s,	P3 = 0.0	-2.5±1dB
8.0 GT/s,	P4 = 0.0	0.0dB
8.0 GT/s,	P5 = 1.9±1dB	0.0dB
8.0 GT/s,	P6 = 1.9±1dB	0.0dB
8.0 GT/s,	P7 = 1.9±1dB	-6.0±1.5dB
8.0 GT/s,	P8 = 1.9±1dB	-3.5±1dB
8.0 GT/s,	P9 = 1.9±1dB	0.0dB
8.0 GT/s,	P10 = 1.9±1dB	Test Max Boost Limit




Boost = 20log<sub>10</sub> Vd/Vb

**Tektronix**<sup>®</sup>

### Introducing the NEW Opt PCE3

- TekExpress Automation for Tx Compliance with unique features including:
  - Sets up the Scope and DUT for testing
  - Toggles thru and verifies the different Presets and Bit Rates
  - ✓ Tests multiple slots and lanes
  - $\checkmark$  Acquires the data
  - Processed with PCI-SIG
     SigTest
  - Provides custom reporting





### What's New in Option PCE3 Release 2?

- Supports a faster, Python-based sequencer
  - Much faster program launch with the test time reduced by ~50%
  - 64-bit only application (requires 70K C/D oscilloscopes with Win7 64-bit)
    - Will maintain earlier 32-bit release for 70K A/B oscilloscopes with WinXP 32-bit on www.tek.com
  - Smaller installer
- SigTest.exe (Command-Line) integration
  - Supports PCI-SIG recommended SigTest.exe testing
  - User can switch between DLL and Command-Line (.exe) modes
  - All result are populated in Tektronix result/report format in command line mode
- Support multiple versions of SigTest
  - User option to select required version and run
- Broader AWG/AFG support for automatic DUT toggle (Min 2ch & 100MHz Burst mode)
  - AFG3252/C
  - AWG5002B/C, AWG5012B/C, AWG5014B/C
  - AWG7082B/C, AWG7122B/C
  - AWG70001A/2A
- Incorporates customer & field feedback
  - Crosstalk option is added
  - Gen2 System-Board limit issue fixed
  - Addresses 6 customer-reported issues & ~30 PCIe Workshop-reported issues



#### Automation Simplifies Tx Testing

- While convenient single capture capability is essential, automation makes the testing practical
- Iterate over multiple presets and lanes
- Gather results in a single report
- Provide means for quick switch to debugging and additional measurements
- Remove test fixture effects by using de-embedding




#### Add-In Card Test Fixture

- Compliance Base Board (CBB)
  - Used for Testing Add-In cards
  - All Tx / Rx Lanes are routed to SMP
  - Compliance Mode Toggle Switch
  - Low Jitter Clean Reference Clock
  - Separate CBB for Gen 1/2/3



Compliance Base Board (CBB)

**Tektronix**®




#### System Test Fixtures

- Compliance Load Board (CLB)
  - Used for testing System Boards
  - All Tx / Rx Lanes and Ref Clk routed to SMP
  - Compliance Mode Toggle Switch
  - Various types of Edge Connectors to support different types of Slots on System Boards
  - Separate CLB's for Gen1/2/3



Compliance Load Board (CLB)

**Tektronix** 




#### TekExpress Automation for Tx Compliance - Setup

TekExpress PCI Express -	(Untitled)* Options	8
Setup 1 DUT Status Test Selection	DUT ID     DUT001     Image: Slot Number of Otomological Content of	Start C Run Analysis on Live or Pre-Recorded Data
Results Configuration	Version Specification Device Type Gen3 - 3.0  CEM Add-In-Card Device Profile	Type of test / device selection
5 Preferences	Data Rates       Transmitter Equalization       Link Analysis         ✓ 2.5 Gb/s       Setup         ✓ 5 Gb/s       ✓ 6 dB         ✓ 8 Gb/s       Presets       Selected Presets for Signal Quality	Test selection
	Voltage Swing     SSC     Cross Talk       • Full Swing     On     • Cross Talk (Interleaved)       • Reduced Swing     • Off     • Non CrossTalk (Non Interleaved)	
	Link Width       16 Lanes     Image: Constraint of the second seco	Automate DUT control
Status Ready		



#### **TekExpress Automation for Tx Compliance – Test**





#### TekExpress Automation for Tx Compliance – Reports

ekExpr	ess P	PCI Express - (Un	titled)*				Option	•		
	Overal	ll Test Result 🥥 Pass	3				Preferences 💌			
tup	Signa	Il Test Preset Test								
	De	escription	Details	Generation	Pass/Fail	Value	Margin			
tatus	Lane0				Vass			Ê.		
latus		Unit Interval	Mean Unit Interval	8Gbps P07	🥑 Pass	125.0090 ps	L: 0.0465 ps H: 0.0235 ps			
esults		High Limit			🔮 Pass	125.0325				
		Low Limit			🕜 Pass	124.9625				
ports		⊕ Mask Hits(All Bits)	Mask Hits	8Gbps P07	Pass	0.0000 hits	H: 0.0000 hits	=		
		⊕ Composit Eye     Height	Composit Eye Height	8Gbps P07	Pass	105.7689 mV	L: 71.7689 mV			
		<ul> <li>Transition Eye</li> <li>Diagram</li> </ul>	Min Transition Eye Height	8Gbps P07	Informative	107.2269 mV	N.A			
		<ul> <li>Transition Eye</li> <li>Diagram</li> </ul>	Min Transition Voltage	8Gbps P07	Pass	-0.1264 mV	L: 599.8736 mV			
		<ul> <li>Transition Eye</li> <li>Diagram</li> </ul>	Max Transition	8Gbps P07	Pass	0.1289 mV	H: 599.8711 mV			
		<ul> <li>Transition Eye</li> <li>Diagram</li> </ul>	Min Transition Top Margin	8Gbps P07	Pass	0.0259 mV	L: 0.0259 mV			
		<ul> <li>Transition Eye</li> <li>Diagram</li> </ul>	Min Transition Bottom Margin	8Gbps P07	Pass	-0.0314 mV	H: 0.0314 mV			
		<ul> <li>Transition Eye</li> <li>Diagram</li> </ul>	Transition Eye Mask Hits	8Gbps P07	Pass	0.0000 hits	H: 0.0000 hits			
		Non Transition Eye Diagram	Min Non Transition Eye Height	8Gbps P07	Informative	112.3181 mV	N.A			
		Non Transition Eye	Min Non Transition	8Gbps P07	🐼 Pass	-0.1274 mV	L: 599.8726 mV	$\overline{}$		



## PCIe Gen3 Rx Solutions

AE University – July 2013





#### Essentials of Rx Testing

- PCIe 3.0 introduced formal Rx testing
- Based on stress testing of the DUT in loopback
  - Looped back signal must be the same as stressed signal
- DUT must support loopback initialization and training
- Impairments in stress must be controlled and repeatable
- DUT must receive stressed signals without errors (errors below specified ratio 10<sup>-12</sup>)




#### Testing Challenges in Rx

- Rx: Support of loopback
  - ✓ Loopback initialization
  - ✓ Proper training conditions
  - $\checkmark$  Correct stress and signal impairment levels
- How to achieve required confidence level and beyond?
  - ✓ Length of test (Rx)



#### **Basic Receiver Testing**




At the simplest level, receiver testing is composed of:

- 1. Send impaired signal to the receiver under test
- 2. The receiver decides whether the incoming bits are a one or a zero
- 3. The chip loops back the bit stream to the transmitter
- 4. The transmitter sends out exactly the bits it received
- 5. An error counter compares the bits to the expected signal and looks for mistakes (errors)




#### **Stress Composition**






### Components of a PCIe3 Receiver Test Solution

- BERTScope C Model
  - PG, stressed eye sources, ED
- New! DPP125C Option ECM
  - Eye opener, Clock doubler/Multiplier
- New! BSAITS125
  - CM/DM interference
  - ISI for Gen2 & Gen3
  - Option EXP for variable ISI
- New! CR125A Opt PCIE8G
  - PLL analysis for Gen1/2/3
- New! BSAPCI3 SW
  - Auto calibration, Link training, and test
- Cables, adapters, compliance boards
- DSA/DPO/MSO70K Series Oscilloscope
  - Stressed Eye Calibration



### **Typical PCIe3 Rx Test Configuration**






## Automatic Calibration

- Due to complex test setup and variations in DUTs and test equipment just dialing up the settings on the signal source is not sufficient
- Stress must be measured and adjusted
- Automatic calibration is used to achieve the right amount of stress
- Margin testing complements the compliance testing
  - Help understand your device's margins.
  - How much additional stress does it tolerate?



## **Stressed Eye Calibration Setup**







## Navigate Presets in Rx Testing

84	Conf	figure	e BE	R S	wee	ep		c												
The second	FS	24 🌲	B	oost Lii	mit	10.0	÷			dividual umn hei		or to sele	ct							
111		Select		PO	F	P1	F	2		P3		P4	P	5	P	6	P7		P8	
Charles and the second	PS	DE									0	+1								
		Boost	0/	24		24		24		/24		/24	5/	24		24	7/3			24
6°0		0/24	0.0	0.0	0.0	-0.8	0.0	-1.6	0.0	-2.5	0.0	-3.5	0.0	-4.7	0.0	-6.0	0.0	-7.6	0.0	-9.5
		0/24	P4	0.0		0.8	P3	1.6	P3	2.5	P1	3.5	P2	4.7	P0	6.0		7.6		9.5
		1/24	0.8	0.0	0.8	-0.8	0.9	-1.7	1.0	-2.8	1.2	-3.9	1.3	-5.3	1.6	-6.8	1.9	-8.8		
TALE OF A		1/24		0.8		1.6		2.5		3.5		4.7		6.0		7.6		9.5		
		2/24	1.6	0.0	1.7	-0.9	1.9	-1.9	2.2	-3.1	2.5	-4.4	2.9	-6.0	3.5	-8.0				
			P5	1.6		2.5		3.5		4.7		6.0	P7	7.6		9.5				
			2.5	0.0	2.8	-1.0	3.1	-2.2	3.5	-3.5	4.1	-5.1	4.9	-7.0			1			
	C-1	3/24	P6	2.5		3.5		4.7	P8	6.0	P7	7.6		9.5						
		4/24	3.5		3.9	-1.2	4.4	-2.5		-4.1	6.0	-6.0								
			P9	3.5		4.7		6.0		7.6		9.5								
		5/24	4.7		5.3	-1.3	6.0	-2.9	7.0	-4.9										
				4.7		6.0		7.6		9.5										
		<u> </u>	6.0		6.8	-1.6	8.0	-3.5		210										
		6/24		6.0		7.6		9.5												
				0.0		7.0		5.5	]											




## **Rx Testing Summary**

- Certainly the most complex type of testing
  - Due to complexity of equipment and procedures
- Extensive correlation studies in PCI-SIG have helped to streamline solutions
  - Similar stress signals
  - Guided calibration and test execution
  - Good correlation on the latest workshop
- Successful Rx compliance and margin test gives you the confidence that the device passes on the workshop



## Beyond Compliance: BERTScope Analysis Tools


- Besides being a BERT, the BERTScope's "Scope" functionality brings benefits that complement those of the Tektronix scopes
- Analysis tools are full featured and easy to use




- Frees up the scope for other tasks
- Eye diagram for quick diagnosis of synchronization and BER failure issues
- Debug challenging signal integrity problems
  - Error Location Analysis
  - Pattern Capture
  - Jitter Map
  - BER Contour



# PCIe Gen4 Update








#### Gen4 Update

- Key attributes/requirements of PCIe 4.0
  - 16 GT/s, using scrambling, same as 8 GT/s, no encoding change
  - Maintains compatibility w/ PCIe installed base
  - Connector enhanced electrically (no mechanical changes)
  - Limited channel: ~12", 1 connector; repeater for longer reach
- Uniform measurement methodology applied across all data rates
- New 'SRIS' independent RefClk modes
   SRIS Separate RefClk Independent SSC Architecture
- Rev 0.3 Base spec just introduced in PCI-SIG (June 2013)
  - Rev 0.9 no earlier than 1H/2015
  - Rev 1.0 no earlier than 2H/2015



### Gen4 Update

- Tx Jitter Analysis solution available today with PCE3.
- Tx EQ CEM and Embedded will have limited change. Base might require Sampling solution.
- Rx Similar approach at 16Gb/s.



PCI (

Latest Gen4 Update @ PCIe DevCon on Tue/Wed, June 25-26

#### PCI SIG **Transmitter Jitter Spec**

- PCIe 4.0 uses same jitter parameters as PCIe 3.0
  - ✓ T<sub>TX-UPW-TJ</sub>, T<sub>TX-UPW-DJDD</sub>, T<sub>TX-DDJ</sub>, T<sub>TX-UTJ</sub> and T<sub>TX-UDJDD</sub>
  - ✓ Jitter will need to scale approximately with bitrate
  - De-embedding approach will likely remain the same
- PCIe 1.x and PCIe 2.x jitter parameters will be recast into the same form as the PCIe 3.0 parameters
  - Backward compatibility will be guaranteed
  - ✓ Some PCle 1.x/2.x parameters will be effectively tightened
  - Example: PCle 2.x T<sub>MIN-PULSE</sub> parameter will be converted into TTX-UPW-TJ and TTX-UPW-DJDD

Convinit © 2012 PC-SIG, All Philip Reserv


PCI>>


30



16-JUL-2013


## PCIe 3.0 Protocol Solutions Supplemental







#### Testing Challenges with PCI Express 3.0



BERTScope Rx

Tx



### **PCI Express Protocol Test Solution**

#### Software



- Module setup & trigger
- PCIe decoders
  - Data windows:
    - Summary Profile
    - Transaction with BEV Flow control
    - Listing
    - Waveform



- 8, 5, 2.5 GTs
- x8 & x4
- 8 State Triggering
- 8 GB memory – 16 GB for x16
- OpenEYE
- FastSYNC

#### Probes







33 16-JUL-2013

- x8 & x4 midbus
- x16, x8, x4, x1 slot interposers with Lane Converters
- Solder-down probe
- Gen2 probes for x8 & x4 midbus footprints rated to 5 GTs
- All probes rated to 8 GTs
- 6' probe cables
- ScopePHY

#### Mainframes






- 2 module portable mainframe with integrated 15" display & PC controller
- 6 module benchtop with GbE controller (requires PC)
- Single GUI & frame for system level debug of multi-buses

**Tektronix**<sup>®</sup>


## **SAS PHY Test Solutions**









#### Storage Timelines and Solutions Development



#### 12G+ Design Problem: 1000mV, FFE, Crosstalk, DFE, 50mV


- Crosstalk and signal loss problems are the largest design challenge today.
- Significant advances in high tap count Decision Feedback Equalization are key to operating at 12G+.





## Rx Results (BERTScope)

- Automated Scan from 10 Hz to 100 MHz
- SAS-3 (6/12 Gb/s) spec requires 97, 240 kHz & 2.06, 3.6 and 15 MHz



SJ	Bits	Errors	BE	R Status	ThreshVX	DelayPS
0.1	4.52	6E+08	0	0.00E+00 PASSED		0 267.531
0.1	2.1	6E+08	0	0.00E+00 PASSED		0 266.451
0.1	1.42	6E+08	0	0.00E+00 PASSED		0 266.451
0.1	1.04	6E+08	0	0.00E+00 PASSED	-	2 266.451
0.1	0.9	6E+08	0	0.00E+00 PASSED		0 266.451
0.1	0.74	6E+08	0	0.00E+00 PASSED		0 266.451
0.1	0.64	6E+08	0	0.00E+00 PASSED	-	2 266.451
0.1	0.56	6E+08	0	0.00E+00 PASSED		0 266.451
0.1	0.54	6E+08	0	0.00E+00 PASSED		1 266.451
0.1	0.52	6E+08	0	0.00E+00 PASSED		0 266.451
0.1	0.48	6E+08	0	0.00E+00 PASSED		0 266.451
0.1	0.42	6E+08	0	0.00E+00 PASSED		0 266.451
	0.46	6E+08	0	0.00E+00 PASSED		0 267.531
_	0.46	6E+08	0	0.00E+00 PASSED		0 266.451
w	0.46	6E+08	0	0.00E+00 PASSED		0 266.451
~~	0.46	6E+08	0	0.00E+00 PASSED		0 266.451
	0.42	6E+08	0	0.00E+00 PASSED		0 266.451
-	0.42	6E+08	0	0.00E+00 PASSED		0 266.451
-	0.44	6E+08	0	0.00E+00 PASSED		0 266.451
:k	0.44	6E+08	0	0.00E+00 PASSED		0 266.451
_	0.44	6E+08	0	0.00E+00 PASSED		0 266.451
-	0.46	6E+08	0	0.00E+00 PASSED		0 266.451
	0.44	6E+08	0	0.00E+00 PASSED		0 266.451
ard	0.46	6E+08	0	0.00E+00 PASSED		0 267.531
	0.46	6E+08	0	0.00E+00 PASSED		0 266.451
	0.46	6E+08	0	0.00E+00 PASSED	-	2 267.531
	0.48	6E+08	0	0.00E+00 PASSED		1 267.531
n	0.48	6E+08	0	0.00E+00 PASSED		0 266.451
	0.46	6E+08	0	0.00E+00 PASSED	-	2 267.531
-	0.48	6E+08	0	0.00E+00 PASSED		0 266.451
12	0.46	6E+08	0	0.00E+00 PASSED		0 266.451
nt	0.44	6E+08	0	0.00E+00 PASSED	-	1 267.531
-	0.42	6E+08	0	0.00E+00 PASSED	-	3 267.531
	0.42	6E+08	0	0.00E+00 PASSED		0 266.451
-	0.42	6E+08	0	0.00E+00 PASSED		0 266.451
fig	0.46	6E+08	0	0.00E+00 PASSED		0 266.451
	0.46	6E+08	0	0.00E+00 PASSED		2 267.531
-	0.48	6E+08	0	0.00E+00 PASSED		0 266.451
	0.46	6E+08	0	0.00E+00 PASSED		1 267.531
p	0.48	6E+08	0	0.00E+00 PASSED		0 266.451
	0.48	6E+08	0	0.00E+00 PASSED		2 267.531
	0.48	6E+08	0	0.00E+00 PASSED		0 266.451
	0.5	6E+08	0	0.00E+00 PASSED		0 266.451
own	0.52	6E+08	0	0.00E+00 PASSED		2 267.531
-	0.52	6E+08	0	0.00E+00 PASSED		0 266.451
-	0.52	6E+08	0	0.00E+00 PASSED		1 267.531
	0.54	6E+08	0	0.00E+00 PASSED		0 267.531
SD.	0.52	6E+08	0	0.00E+00 PASSED		0 266.451
al	0.5.	CE . 00	6			0 000 000
	0.54	6E+08	0	0.00E+00 REACHED		0 266.451

**Tektronix**<sup>•</sup>

DATA T-MHz

T-SJ 2


8

18 20


22


## Need for Precise ISI generation


 Device margin testing against variable magnitude sinusoidal test vectors has been foundation of receiver characterization.




 Current PHY designs use sophisticated CTLE and/or DFE architectures, where tolerance and margining against DDJ is more important than SJ.







## **SATA PHY Test Solutions**





### SATA UTD 1.4.2 Test Requirements

Phy Transmit Signal Requirements	SI General Requirements
TSG-01 : Differential Output Voltage         TSG-02 : Rise/Fall Time         revised	SI-1:8 : Cable Characterization SI-09 : Inter-Symbol Interference
TSG-03 : Differential Skew	Phy General Requirements
TSG-04 : AC Common Mode Voltage revised	PHY-01 : Unit Interval
TSG-05 : Rise/Fall Imbalance TSG-06 : Amplitude Imbalance obsolete TSG-07 : Gen1 (1.5Gb/s) TJ at Connector, Clock to Data, fBAUD	<ul> <li>PHY-02 : Frequency Long Term Stability</li> <li>PHY-03 : Spread-Spectrum Modulation Frequency</li> <li>PHY-04 : Spread-Spectrum Modulation Deviation</li> </ul>
TSG-08: Gen1 (1.5Gb/s) DJ at Connector, Clock to Data, fBAUE	Phy OOB Requirements
TSG-09 : Gen1 (1.5Gb/s) TJ at Connector, Clock to Data, fBAUD TSG-10 : Gen1 (1.5Gb/s) DJ at Connector, Clock to Data, fBAUD TSG-11 : Gen2 (3Gb/s) TJ at Connector, Clock to Data, fBAUD/5 TSG-12 : Gen2 (3Gb/s) DJ at Connector, Clock to Data, fBAUD/5 TSG-13: Gen3 (6Gb/s) Transmit Jitter w/wo CIC <b>revised</b>	0/500OOB-02 : UI During OOB Signaling000OOB-03 : COMINIT/RESET and COMWAKE Transmit Burst Length
TSG-14 : Gen3 (6Gb/s)TX Maximum Differential Voltage Amplitu	de Phy Receiver/Transmitter Channel Reqs
TSG-15 : Gen3 (6Gb/s) TX Minimum Differ <b>େମ୍ବର କରି ଅନ୍ୟାର୍ଥ୍ୟା</b> ପ	
TSG-16 : Gen3 (6Gb/s) Tx AC Common Mode Voltage revise	RX/TX-02 : Single-Ended Impedance (Obsolete)
Phy Receive Signal Requirement	RX/TX-03 : Gen2 (3Gb/s) Differential Mode Return Loss
RSG-01 : Gen1 (1.5Gb/s) Receiver Jitter Tolerance Test (Norma RSG-02 : Gen2 (3Gb/s) Receiver Jitter Tolerance Test (Normativ RSG-03 : Gen3 (6Gb/s) Receiver Jitter Cole-50/E CN-51 Rev RSG-05 : Gen1 Asynchronous Receiver Stress Test at +350ppm	e) RX/TX-05 : Gen2 (3Gb/s) Hopedance Balance Sed RX/TX-06 : Gen1 (1.5Co/s) Differential Mode Return Loss
RSG-06 : Gen1 Asynchronous Receiver Stress Test With SSC	RX/TX-08 : Gen3 (6Gb/s) Impedance Balance


### SATA Measurement Legends:

No change from previous UTD 1.3 spec version Revised methodology from UTD1.3 to UTD 1.4 New test definitions in UTD 1.4 Obsolete Summary: TSG05/06 have been classified as EMI related and moved to an obsolete status. TSG15 will use an eye height methodology and will have different limits depending on the DUT being a Host or Device **Tektronix** 

Tektronix Technology Innovation Forum 2011

### **HDMI Source Testing**









# System recommendation for HDMI 2.0 for Source measurement







### **Rise time Needs**



Table 4-24 Source AC Characteristics at TP1		Table 4-30 TP7 Direct Attach AC Characteristics at 6Gbps		
Item	Value	Item	Value	
Rise time / fall time (20%-80%)	if attached Sink supports < 340MHz 75psec ≤ Rise time / fall time if attached Sink supports ≥ 340MHz and transmitted TMDS Character Rate ≥ 340MHz 42.5psec ≤ Data Rise time / Data fall time 75psec ≤ Clock Rise time / Clock fall time	Rise time / fall time (20%-80%)	if attached Sink supports ≥ 340MHz and transmitted <u>TMDS Character Rate ≥ 340MHz</u> <u>42.5osec ≤ Data Rise time / Data fall time</u> <u>75psec ≤ Clock Rise time / Clock fall time</u>	

- HDMI 1.4b, should be capable of measuring 75 psec, but no word about the System Rise time.
- HDMI 2.0 should be capable of measuring 42.5 psec, but no word about System Rise time.
- The Error contribution of RT measurement due to System and DUT generally not accounted when we refer to specification



44

AEU 2013 Sol 311-309 HDMI MHL Test Solutions

What is the system bandwidth needed to measure 42.5 (20-80%) psec or less DUT Rise time



**Tektronix**<sup>®</sup>

- System bandwidth should be around (42.5/1.5) 28psec
- Scope bandwidth of 16 Ghz and 16 Ghz DSP enhanced probe has System Rise time of about 23 psec. It can measure the DUT Rise time of 42.5 psec with error of 1%. And can measure DUT Rise time of 37 psec with error of 7%.
- We can indicate Pass or fail confidently only when the System band. width is close to 16 Ghz scope .
- Is it fact for all scope vender ??
  - Spec says it should not be less than 42.5psec.
  - Max Rise time is limited by Eye diagram slope.
  - Both scope and Probe rise time cannot be less or equal to the DUT rise time because it can measure the signal rise time accurately only if DUT RT is slower than system rise time by 1.5 X times.
- How it is handled in HDMI 1.4b today???
  - We recommend 8Ghz scope and 13 Ghz probe, then system rise time is 38 psec which is close 2X faster than 75 psec



45





- 16GHz BW scope will give 1% error and hence is recommended for HDMI 2.0 testing.
- HDMI 2.0 RT/FT (20%-80%) data signals is 42.5ps







### Source Testing 1.4b Vs 2.0



Eye Diagram test is changed

Rest of the tests is same

1.4b CTS test is a pre-requsite for HDMI 2.0

Min 8GHz scope to 16GHz scope

Fixtures and Probes



KEITHLEY A Tektronix Company

AEU 2013 Sol 311-309 HDMI MHL Test Solutions




### Source Testing

A Tektronix Company




- Most Source tests are likely to be same as HDMI 1.4b but for Eye Diagram test.
- Source Eye Diagram test is measured at TP2\_EQ.
- TP2 is the signal after passing along a worst cable.



### Source Eye Diagram Test

## Tektronix Oscilloscope SU DPO/DSA/MSO70000 Series



### TP2 Source Eye for HDMI 2.0 6G signal

#### Y:Voltage Mask Hits1: Eye Diagram X:Time 1 800mV 600mV 400mV 200mV 0V -200mV -400mV Eye: All Bits -600mV Offset: 0.00021195 Uls:6000:1180577, Total:6000:1180577 -800mV Mask: DataRate5.92@bps.msk -150ps -100ps -50ps 0s 50ps 100ps 150ps

Single End Input eye rendered at Tek lab



50

AEU 2013 Sol 311-309 HDMI MHL Test Solutions

**Tektronix**<sup>®</sup>

AppsU

### HDMI 2.0 Tx Compliance Software



ions T

Setup       1       DUT       DUT ID       DUT001       Image: Constraint of the set of t
Reports       View Compliance ▼         Device Profile       Device Profile         Termination       Internal         View (0)       3.3         Diff Probe       View (0)         Aftenuation (x)       12.5         Attenuation (x)       2.5         Number of Lanes to Test       3 Lanes         Selected Test Lanes       Setup         ClockDDD1       ClockDD01

Acquisition

**Duty Cycle** 

Jitter

Skew

Skew

Diagram

Skew

Skew

Short Record-length for Clock

Short Record-length for Clock

Short Record-length for VLow To be started

Short Record-length for Intra-Pair To be started

Short Record-length for Rise Fall To be started Short Record-length for Inter-Pair To be started

Short Record-length for VLow To be started

Short Record-length for Intra-Pair To be started

Short Record-length for Data Eye To be started

Short Record-length for Rise Fall To be started Short Record-length for Inter-Pair To be started

Short Record-length for VLow To be started Short Record-length for Intra-Pair To be started

Short Decord length for Data Fig

Setup 2 Test Selection 3 Acquisitions Reports 4 Preferences	Differential     V 1/2 TMDS Inter-Pair Skew     V 1.5 TMDS Clock Jutter     Single Ended     V 1.1 TMDS V Low     V 1.7 TMDS DataEyeDiagram
	Test Description
	TMDS Rise Time and Fall Time measurement Show MO Schematic

TekExpress HDM - (Untitled)

X

Start 0

-----

Options •

51

Acquire Status Analysis Statu

To be started

To be started

Ove	rall Test Result 😡 Fai	E. L					Preference
	Test Name	Details	TBit	Value	Units	Pass/Fail	Margin
	=) Clock					🕴 Fail	
	<ul> <li>1.2 TMDS TRise</li> <li>TFall</li> </ul>	Clock Rise Time	168.3498 ps	38.7089	ps	🔞 Fail	-36.2911
	<ul> <li>1.2 TMDS TRise TFall</li> </ul>	Clock Fall Time	168.3498 ps	38.1015	ps	🔞 Fail	-36.8985
	1.5 TMDS     ClockDutyCycle	Maximum Duty Cycle	168.3498 ps	50.01	%	🥑 Pass	-9.99
	1.5 TMDS     ClockDutyCycle	Minimum Duty Cycle	168.3498 ps	49.99	%	🥑 Pass	9.99
	1.6 TMDS Clock     Jitter	TMDS Clock Jitter	168.3498 ps	40.1239	ps	🥑 Pass	-1.9635
	<ul> <li>1.6 TMDS Clock</li> <li>Jitter</li> </ul>	TMDS VSwing	168.3498 ps	64.7812	mV	🔞 Fail	-335.22 & 1135.22
	1.1 TMDS V Low	TMDS VLow for	168.3498 ps	3.2822	v	🐼 Fail	0.9822 &
	1.1 TMDS V Low	TMDS VLow for	168.3498 ps	3.1738	v	🐼 Fail	0.8738 &
	1.4 TMDS Intra-Pair Skew	TMDS Intra-Pair Skew for Clock	168.3498 ps	9.7096	ps	🥑 Pass	- <mark>15.54</mark> 29
0	=) D0					🐼 Fail	
	<ul> <li>1.2 TMDS TRise TFall</li> </ul>	D0 Rise Time	168.3498 ps	60.6379	ps	📀 Pass	18.1379
	1.2 TMDS TRise	D0 Fall	168.3498	58.5778	ps	Pass	16.0778
	1.1 TMDS V Low	TMDS VLow for	168.3498 ps	3.1720	v	😮 Fail	0.8720 &



TekExpress HDM - (Untitled)

Test Name

1.5 TMDS ClockDutyCycle

1.4 TMDS Intra-Pair Skew

1.3 TMDS Inter-Pair Skew

1.4 TMDS Intra-Pair Skew

1.7 TMDS DataEyeDiagram

1.3 TMDS Inter-Pair Skew

1.4 TMDS Intra-Pair Skew

1.7 THDS DataEveDiaoran

1.2 TMDS TRise TFall

1.1 TMDS V Low

1.2 TMDS TRise TFall

1.6 TMDS Clock Jitter

1.1 TMDS V Low

1.1 TMDS V Low

Clock 1.2 TMDS TRise TFall

D0

D1

Status Ready


Setup


Status

Results

Reports

## Sink Tests






AEU 2013 Sol 311-309 HDMI MHL Test Solutions




### **Requirement for Signal generation**



Cable Emulation and Skew by Hardware



Hardware Skew and Software Cable Emulation





53

AEU 2013 Sol 311-309 HDMI MHL Test Solutions



Test ID HF2-1: Sink TMDS Electrical – 340-600Mcsc – Min/Max Differential Swing Tolerance

Test ID HF2-2: Sink TMDS Electrical – 340-600Mcsc – Intra-Pair Skew

Test ID HF2-3: Sink TMDS Electrical – 340-600Mcsc – Jitter Tolerance

Test ID HF2-4: Sink TMDS Electrical – 340-600Mcsc – Differential Impedance




54

AEU 2013 Sol 311-309 HDMI MHL Test Solutions



### Sink Test









Jitter Tolerance test needs +ve and –ve lanes tested with 112ps delay line

Rest of the tests is same

1.4b CTS test is a pre-requsite for HDMI 2.0

Need AWG70K series for HDMI 2.0 as against AWG7K.

Min 8GHz scope to 16GHz scope

**Fixtures and Probes** 



56


AEU 2013 Sol 311-309 HDMI MHL Test Solutions



### MHL Ecosystem and Tektronix Solution



**Tektronix**<sup>®</sup>





57



## Tektronix MHL Transmitter Solution



58


AEU 2013 Sol 311-309 HDMI MHL Test Solutions

### **Tektronix MHL 2.1 Solution**



**Tektronix**<sup>®</sup>

 Tektronix has worked closely with MHL consortium to define the next CTS version 2.1 and MHL 2.1 TX SW.



- MHL Protocol Analyzer SW is MHL 2.1 version available
- MHL 2.1 Sink Patterns for Direct Attach Device testing is available
- MHL 2.1 Cable Electrical testing patterns are available
- New Python sequencing –faster speed
- No Excel dependency.
- No changes in test gear for MHL 2.1 only new feature support.



AEU 2013 Sol 311-309 HDMI MHL Testing Solution

### Tektronix MHL 2.1 Solution



- DPO/DSA/MSO 70804B/C Series Real Time Oscilloscope with BW ≥ 8GHz
- MHL Compliance Software Option MHD
- Innovative MHL Protocol Software from Third party TEK-PGY-MHL-PA-SW
- Probes P7313SMA (two) and P7240 (one)
- MHL Test Fixture including Direct Attach Fixture Available from Tektronix.
- AWG7122C with Opt 01,02 or 06 and 08 for the innovative direct Synthesis based MHL Rx/Dongle testing.
- C-Bus Sink and Source board is needed and is available from Tektronix
- DSA8200 or Equivalent with 80E03/80E04 and I-Connect Software for MHL cable testing (performed manually using MOIs)


Please contact local Tektronix account managers for further details.



60

AEU 2013 Sol 311-309 HDMI MHL Testing Solution

# Tektronix MHL 2.1 Tx Solution with Direct Attach test support



61




AEU 2013 Sol 311-309 HDMI MHL Testing Solution


**Tektronix**<sup>®</sup>

Apps

### Tektronix MHL Tx Setup

## AppsU





### MHL Differential and CM Test Setup 6 tests

Single Ended and Intra Pair Skew Test Setup 6Tests

### Also same setup is used for MHL Protocol Testing

\*\* C-Bus Sink and Source Board is needed for hand shaking and is available from Tektronix



62

AEU 2013 Sol 311-309 HDMI MHL Test Solutions

# MHL 2.1 Compliance Software for Automated Tx Tests: Option MHD



TekExpress MHL	(Untitle	d) Options	) ×
		MHL Physical Layer Solution : MHL Transmitter : CTS 1.3/2.1 Deselect All Select All	Start
Results 3 Acqu	Selection	Image: MHL Clock       Image: Standby Output Voltage-VOFF         Image: Standby Output Voltage-VOFF       Image: Standby Output Clock Output Swing Voltage-V_CMSWING (Loc)         Image: Standby Output Clock Duty Cycle in Normal Mode (High)       Image: Standby Output Cycle in Normal Mode (High)         Image: Standby Output Clock Duty Cycle in PackedPixel Mode (High)       Image: Standby Output Cycle in PackedPixel Mode (High)         Image: Standby Output Clock Duty Cycle in PackedPixel Mode (High)       Image: Standby Output Cycle in PackedPixel Mode (High)         Image: Standby Output Clock Duty Cycle in PackedPixel Mode (High)       Image: Standby Output Cycle in PackedPixel Mode (High)         Image: Standby Output Clock Duty Cycle in PackedPixel Mode (High)       Image: Standby Output Cycle Cy	Pause
Status Read	ly		



#### AEU 2013 Sol 311-309 HDMI MHL Test Solutions

# MHL 2.1 tests- Detailed information on Protocol tests(no Apps U Changes)


- MHL Protocol Analysis software running on the Tektronix REAL TIME Oscilloscope
  - Unique value proposition as the same real time scope is used for both Physical layer testing and Protocol testing.
  - Gives the seamless transition from Phy layer to Protocol.
  - Cost effective solution.
- Features
  - Multi View support
    - Bus Analysis
    - Frame Viewer
    - Event Viewer
    - Protocol Viewer
    - Linked to the analog waveform
- Tektronix Nomenclature TEK-PGY-MHL-PA-SW

64




AEU 2013 Sol 311-309 HDMI MHL Testing Solution

### Tektronix MHL Protocol Analyzer: Seamless PHY and Link Layer Testing




### MIPI Standards Overview

Example Mobile Device Block Diagram



# Tek Tools are listed on MIPI Alliance Webpage and CTS





## Tek MIPI setup used by UNH-IOL

#### 🕽 InterOperability Laborator... 🛛 🗙 🔪 🕁

#### 🕈 \mid 🔇 www.iol.unh.edu/services/testing/mipi/equipment.php

#### 3



Through a collaborative agreement with Tektronix, the UNH-IOL is using the Tektronix DSA72004B Digital Serial Analyzer for MIPI testing. Combined with UNH-IOL's D-PHYGUI softare, this platform provides the ability to capture and analyze D-PHY signalling, in order to perform the UNH-IOL D-PHY Transmitter Physical Layer Conformance Test Suite.

For more information on the Tektronix DSA72004B please visit <a href="http://www.tek.com">http://www.tek.com</a>



Waiting for www.iol.unh.edu...

The Moving Pixel Company P331 MIPI D-PHY Probe is used to implement many protocol layer tests for both CSI-2 and DSI for up to 4 lanes.


For more information on the P331 MIPI D-PHY Provbe, visit http://www.movingpixel.com/main.pl?products.html

UNH-IOL (University of New Hampshire) is a 3<sup>rd</sup> party test house for MIPI testing



## What is D-PHY ?

- It's a PHY standard for interfacing Camera (CSI) & Display (DSI)
- Two modes of transmission
  - High Speed (HS) and Low Power (LP)
- Modes are mixed during the operation
  - Transitions from LP to HS and back to LP on the fly
- Maximum Data Rate
  - High Speed mode: 80 Mbps 1.5 Gbps, Typically at ~500 Mbps.
  - Low Power mode: Up to 10 Mbps
- Bus termination
  - 50 ohms in HS
  - Hi-Z in LP





## D-PHY Tx : Opt.D-PHYTX Conformance Test Solution

### Opt.D-PHYTX : D-PHY Automated Solution

- TekExpress option for Fully-Automated testing
- Provides Conformance and Characterization Testing
- Based on D-PHY Base Spec v1.0 and UNH's Conformance Test Suite v0.98.
- Runs on 7K/C and 70K/B/C scopes
- Opt.TEKEXP is Pre-Requisite
- Differentiation
  - Un-parallel Automation
    - Using Automatic cursor finding of Test Regions
  - <u>100%</u> Widest Test Coverage
  - For Conformance testing to Latest CTS (v0.98)
  - Based on Latest Base spec (v1.0)
  - Fully-Automated <u>Temperature Chamber</u> testing
- Value proposition
  - Custom-limits/ Limits-Editing on the fly
  - Test Reports
    - Pass/Fail Summary with Margin details & Zoom-in waveform captures
  - Tek 3.5GHz scope is the minimal configuration for accurate testing

Tektronix Confidential



TekExpress D-PHY Automated Solution (Unt	itled)				
le View Taols Help					
	)1		Run Stop		
elect Acquire Analyze Report					
evice Clock Lane Probing	Version				
D-PHY CSI-2   Single Ended  Different	CTS 0.98 (Base Spec 1.0) 💙				
lock Mode	Test Mode				
Normal	Normal 🖌				
Continuous					
Group 3     J 31 Data Lane HS Entry, Data Lane TLPX Value     J 1.32 Data Lane HS Entry, THS-PREPARE Value     1.3.3 Data Lane HS Entry, THS-PREPARE + THS ZERO Value     J 1.3.3 Data Lane HS Entry, THS-PREPARE + THS ZERO Value     J 1.3.4 Data Lane HS TX Differential Voltage (VDD(0), VDD(1))     J 1.3.5 Data Lane HS-TX Differential Voltage Mirmatch (VDD)		Test Description To verify that the duration (TLPK) of the final Data Lane LP-01 state immediately before H5 transmission is greater than the minimum conformant value.	Configure Show Schematic Select All		
1.3 E Data Lane HS-TX Single-Ended Output High Voltages (VDHHS)( 1.3 E Data Lane HS-TX Stale Common-Mode Voltages (VDHY)(1), V( 1.3 B Data Lane HS-TX Stale Common-Mode Voltage Mismatch (VCM 1.3 D Data Lane HS-TX Stale Common-Level Variations Between 5 1.3 D Data Lane HS-TX Upramic Common-Level Variations Between 5 1.3 D Data Lane HS-TX Upramic Common-Level Variations Between 5 1.3 D Data Lane HS-TX Upramic Common-Level Variations Altware (Marking Co	смтж ТХ(1, 0-450		DeselectAl		


## **USB 3.0 Physical Layer Testing**











Goal: Any certified host works with any certified hub or device.



## Interoperability Challenge

#### Short Channel

- 1" host PCB route
- ¼" device PCB route
- Direct plug



#### Long Channel

- 10" host PCB route
- 4" device PCB route
- 3m cable




SuperSpeed USB must accommodate a wide range of interconnect channels (loss, crosstalk, reflections).



# **USB 3.0 Key Considerations**

- Receiver testing now required
  - Jitter tolerance
  - SSC, Asynchronous Ref Clocks can lead to interoperability issues
- Channel considerations
  - Need to consider transmission line effects
  - Software channel emulation for early designs
- New Challenges
  - 12" Long Host Channels
  - Closed Eye at Rx
  - Equalization
    - De-emphasis at Tx
    - Continuous Time Linea Equalizer (CTLE) at Rx
- Test strategy
  - Cost-effective tools
  - Flexible solutions

6 Physical Layer




Source: USB 3.0 Rev 1.0 Specification



## USB 3.0 Transmitter Measurement Overview

- Voltage and Timing
  - Eye Height
  - Pk to Pk Differential Voltage
  - RJ
  - DJ
  - TJ
  - Slew Rate
- Low Frequency Periodic Signaling (LFPS)
  - Pk to Pk Differential Voltage
  - Rise / Fall Time
  - AC Common Mode
  - tBurst
  - tRepeat
  - tPeriod
- SSC
  - Modulation Rate
  - Deviation





# **USB 3.0 Test Fixtures**

- Two options for USB 3.0 Test Fixtures
  - Tektronix supplied fixtures
    - Enables SW channel emulation for TX and RX testing
    - Published electrical specifications
    - Supports TX, RX, and Cable testing
    - Available from Tektronix
  - USB-IF supplied fixtures and cables (shown below)
    - Used for compliance testing
    - Enables SW channel emulation for TX only
    - Supports TX and RX testing













## NEW Debug and Analysis Tools

- USB3 Decode with <u>Hierarchal</u> Bus display
- Includes Digital, 8b10b, PHY, LINK, and Transaction layers
- Enables decode, search and trigger, available with option <u>SR-USB</u>





## Decode and Trigger Examples

#### USB3 Link Training




#### USB3 Trigger Setup






# **BERTScope USB 3.0 RX Test Configuration**





# AWG USB 3.0 RX/TX Test Configuration

- Only test equipment setup with a common configuration for Receiver and Transmitter Testing
- All Signal Impairments including channel impairments generated by the AWG
- No need for external error detectors
  - Only Oscilloscope based bit or symbol error detection solution (Ellisys Protocol Analyzers also supported)





# Introduction to USB 3.0 SuperSpeedPlus






## USB 3.0 Comparison

	SuperSpeed	SuperSpeedPlus
Data Rate	5 Gb/s	10 Gb/s
Encoding	8b/10b	128b/132b
Target Channel	3m + Host/Device channels (-17dB, 2.5 GHz)	lm + board ref channels (-20dB, 5 GHz)
LTSSM	LFPS, TSEQ, TS1, TS2	LFPSP1us, SCD, TSEQ, TS1, TS2,
Reference Tx EQ	De-emphasis	3-tap (Preshoot/De-emphasis)
Reference Rx EQ	CTLE	CTLE + 1-tap DFE
JTF Bandwidth	4.9 MHz	7.5 MHz
Eye Height (TP1)	100 mV	70 mV
TJØBER	132 ps (0.66 UI)	71 ps (0.714 UI)
Backwards compatibility	Y	Υ
Connector	Std A	Improved Std A with insertion detect



## Transmitter Validation Example - DPOJET

• Measure Eye height and jitter at TP1





## Recommended Transmitter Solution


- $\geqslant$ 20 GHz BW, 100 GS/sec preferred
  - DSA72004C or higher recommended
- >10M minimum record length allows capture of 1M UI at 100 GS/sec, no interpolation. Increase memory depth if interpolation will be enabled, or if >1MUI captures are desired.
- Option DJA Advanced DPOJET required, signal analysis
- Option SLA Advanced SDLA required, cycle through 7 CTLE/1 DFE settings
- Option SSP, provides USB3 10G specific measurements

For instrument bandwidth, consider factors such as edge rate, reflections, SNR (de-embedding), and launch characteristics.



# 谢谢您的关注!







# **Tektronix**®

