

















Once in	compliance mode	, bursts of 100M	Hz clock can used to cycle through various
Settings	Preshoot		, Jitter, voltage, timing measurements.
2.5 GT/s.		-3.5 dB	
5.0 GT/s,		-3.5 dB	
5.0 GT/s,		-6.0 dB	
8.0 GT/s,	P0 = 0.0	-6.0 1.5dB	
8.0 GT/s,	P1 = 0.0	-3.5 1.5dB	
8.0 GT/s,	P2 = 0.0	-4.4 1.5dB	-         Î Î Î       ÎÎ
8.0 GT/s,	P3 = 0.0	-2.5 1dB	
8.0 GT/s,	P4 = 0.0	0.0dB	
8.0 GT/s,	P5 = 1.9 1dB	0.0dB	
8.0 GT/s,	P6 = 1.9 1dB	0.0dB	De-emphasis = 20log <sub>10</sub> Vb/Va
8.0 GT/s,	P7 = 1.9 1dB	-6.0 1.5dB	Preshoot = 20log <sub>10</sub> Vc/Vb
8.0 GT/s,	P8 = 1.9 1dB	-3.5 1dB	Boost = 20log <sub>10</sub> Vd/Vb
8.0 GT/s,	P9 = 1.9 1dB	0.0dB	
8.0 GT/s,	P10 = 1.9 1dB	Test Max Boost Limit	























![](_page_10_Figure_1.jpeg)

![](_page_11_Figure_0.jpeg)

![](_page_11_Figure_1.jpeg)

![](_page_12_Figure_0.jpeg)

![](_page_12_Picture_1.jpeg)

![](_page_13_Figure_0.jpeg)

![](_page_13_Figure_1.jpeg)

![](_page_14_Picture_0.jpeg)

![](_page_14_Figure_1.jpeg)

![](_page_15_Figure_0.jpeg)

![](_page_15_Figure_1.jpeg)

![](_page_16_Figure_0.jpeg)

![](_page_16_Figure_1.jpeg)

![](_page_17_Figure_0.jpeg)

![](_page_17_Picture_1.jpeg)

![](_page_18_Figure_0.jpeg)

SATA UTD 1.4.2 Test Requirements								
Phy Transmit Signal Requirements	SI General Requirements							
TSG-01 : Differential Output Voltage TSG-02 : Rise/Fall Time	SI-1:8 : Cable Characterization SI-09 : Inter-Symbol Interference							
TSG-03 : Differential Skew	Phy General Requirements							
TSG-04 : AC Common Mode Voltage	PHY-01 : Unit Interval							
TSG-05 : Rise/Fall Imbalance obsolete TSG-06 : Amplitude Imbalance CSG-06 : Const (15 Charler Let Connector Clock to Date (BAUD40)	PHY-02 : Frequency Long Term Stability PHY-03 : Spread-Spectrum Modulation Frequency							
TSG-08: Gen1 (1.5Gb/s) DJ at Connector, Clock to Data, IBADD/10 TSG-08: Gen1 (1.5Gb/s) DJ at Connector, Clock to Data, IBADD/10	Phy OOB Requirements							
TSG-09 : Gen1 (1.5Gb/s) TJ at Connector, Clock to Data, fBAUD/500 TSG-10 : Gen1 (1.5Gb/s) DJ at Connector, Clock to Data, fBAUD/500 TSG-11 : Gen2 (3Gb/s) TJ at Connector, Clock to Data, fBAUD/500 TSG-12 : Gen2 (3Gb/s) TJ at Connector, Clock to Data, fBAUD/500 TSG-13: Gen3 (6Gb/s) Transmit Jitter w/wo CIC	OOB-01 : OOB Signal Detection Threshold OOB-02 : UI During OOB Signaling OOB-03 : COMINIT/RESET and COMWAKE Transmit Burst Length OOB-04 : COMINIT/RESET Transmit Gap Length OOB-05 : COMWAKE Transmit Gap Length							
TSG-14 : Gen3 (6Gb/s)TX Maximum Differential Voltage Amplitude	Phy Receiver/Transmitter Channel Reqs							
TSG-15 : Gen3 (6Gb/s) TX Minimum Differential College (ARphilicital TSG-16 : Gen3 (6Gb/s) Tx AC Common Mode Voltage	RX/TX-01 : Pair Differential Impedance RX/TX-02 : Single-Ended Impedance (Obsolete)							
Phy Receive Signal Requirement RSG-01 : Gen1 (1.5Gb/s) Receiver Jitter Tolerance Test (Normative) RSG-02 : Gen2 (3Gb/s) Receiver Jitter Tolerance Test (Normative) RSG-03 : Gen3 (6Gb/s) Receiver Jitter Tolerance Test at +550ppm RSG-05 : Gen1 Asynchronous Receiver Stress Test at +550ppm RSG-06 : Gen1 Asynchronous Receiver Stress Test With SSC	RX/TX-03 : Gen2 (3Gb/s) Differential Mode Return Loss RX/TX-04 : Gen2 (3Gb/s) Common Mode Return Loss RX/TX-05 : Gen2 (3Gb/s) Impedance Balance RX/TX-05 : Gen3 (Gb/s) Differential Mode Return Loss RX/TX-07 : Gen3 (G6D/s) Differential Mode Return Loss RX/TX-08 : Gen3 (G6D/s) Impedance Balance							
SATA Measurement Legends: No change from previous UTD 1.3 spec version Revised methodology from UTD 1.3 to UTD 1.4 New test definitions in UTD 1.4 Obsolete 38	TSG05/06 have been classified as EMI related to an obsolete status. TSG15 will use an eye hodology and will have different limits depending being a Host or Device							

![](_page_19_Figure_0.jpeg)

![](_page_19_Figure_1.jpeg)

![](_page_20_Figure_0.jpeg)

![](_page_20_Figure_1.jpeg)

![](_page_21_Figure_0.jpeg)

![](_page_21_Picture_1.jpeg)

![](_page_22_Figure_0.jpeg)

![](_page_22_Figure_1.jpeg)

![](_page_23_Figure_0.jpeg)

![](_page_23_Figure_1.jpeg)

![](_page_24_Figure_0.jpeg)

![](_page_24_Figure_1.jpeg)

![](_page_25_Figure_0.jpeg)

![](_page_25_Picture_1.jpeg)

![](_page_26_Figure_0.jpeg)

![](_page_26_Figure_1.jpeg)

![](_page_27_Figure_0.jpeg)

![](_page_27_Picture_1.jpeg)

![](_page_28_Picture_0.jpeg)

## <section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>

![](_page_29_Figure_0.jpeg)

![](_page_29_Figure_1.jpeg)

![](_page_30_Figure_0.jpeg)

![](_page_30_Picture_1.jpeg)

![](_page_31_Figure_0.jpeg)

![](_page_31_Figure_1.jpeg)

![](_page_32_Figure_0.jpeg)

![](_page_32_Figure_1.jpeg)

![](_page_33_Figure_0.jpeg)

![](_page_33_Figure_1.jpeg)

![](_page_34_Figure_0.jpeg)

![](_page_34_Figure_1.jpeg)

![](_page_35_Figure_0.jpeg)

![](_page_35_Figure_1.jpeg)

![](_page_36_Figure_0.jpeg)

![](_page_36_Figure_1.jpeg)

![](_page_37_Figure_0.jpeg)

![](_page_37_Figure_1.jpeg)

![](_page_38_Figure_0.jpeg)

![](_page_38_Figure_1.jpeg)

![](_page_39_Figure_0.jpeg)

![](_page_39_Figure_1.jpeg)

![](_page_40_Figure_0.jpeg)

![](_page_40_Figure_1.jpeg)

![](_page_41_Figure_0.jpeg)

![](_page_41_Figure_1.jpeg)

![](_page_42_Figure_0.jpeg)

JULI ESS en http://www.sata	-io.org/developers/sata_every	/where.asp?category=	&class=&compar	ny=Tektronix&words	search=	
SERIAL		English   繁體中文   简体中文				Members Login
The Serial ATA International Organization		Technology	Developers	News & Events	About Sata-IO	Membership
Building Blocks List 助试表/设计指导原则 会名指令原则 关术库 采频规范 工资作符 认证重新计划	To view the complete below. At least one set Category Classification Company Word Search Search Resu Search Resu BERTS Descrip with inte Recover Nade b Descrip efficient requirem	ist of SATA industry parch field must be con arch field must be con ix earch Show All Its Coope (view online tion: Pattern Generati grated, Calibrated Str y Jitter Tolerance Test y:Test and Validation (SATA- way to test SATA-(W) witter and Validation (Senders) (Sen	) on and Error Ana ses Generation to Requirements for nail) Tools Class:SAT cilloscope (vi TSG and SATA-R J, Gen2, and Gen Serial ATA Inter- nail)	<ul> <li>Ivsis, High-speed B</li> <li>Address the Stress</li> <li>S TATA Gen 1, 2.</li> <li>A</li> <li>Address de a complex</li> <li>So provide a complex</li> <li>So provide a complex</li> <li>So provide a complex</li> </ul>	e search criteria fr ER Measurements ed Receiver Sensi letely automated, devices according Group) as defined	om the menu(s) up to 12.5 Gb/s tivity and Clock simple, and to the

![](_page_43_Picture_0.jpeg)

![](_page_43_Figure_1.jpeg)

![](_page_44_Figure_0.jpeg)

![](_page_44_Picture_1.jpeg)