



# 工业应用标准及高速接口测试解决方案


PCIE/SATA/USB/DDR



张文超 Raymond.zhang@tektronix.com




## 计算机技术发展趋势分析-高速串行



高速化、串行化、标准化





## 完善的泰克串行数据测试解决方案





## Tektronix 计算机、行业 测试标准

- PCIeExpress Gen 2/Gen 3
- DisplayPort
- HDMI
- SATAII/III
- DDR2/3/4
- Ethernet
- USB
- WiMedia
- Inifiband
- FiberChannel
- XAUI






# PCIe Tx Solutions



# PCIe Gen4 Update



## Gen4 Update


- Key attributes/requirements of PCIe 4.0
  - 16 GT/s, using scrambling, same as 8 GT/s, no encoding change
  - Maintains compatibility w/ PCIe installed base
  - Connector enhanced electrically (no mechanical changes)
  - Limited channel: ~12", 1 connector; repeater for longer reach
- Uniform measurement methodology applied across all data rates
- New 'SRIS' independent RefClk modes
  - SRIS – Separate RefClk Independent SSC Architecture
- Rev 0.3 Base spec just introduced in PCI-SIG (June 2013)
  - Rev 0.9 no earlier than 1H/2015
  - Rev 1.0 no earlier than 2H/2015

7

Tektronix

## System (Base Spec) Tx Testing

- Base Specification Measurements are defined at the pins of the transmitter
- Signal access at the pins is often not possible
- De-embedding is required to see what the signal looks like at the pins of the TX, without the added effects of the channel
- S-Parameters are acquired on the replica channel




8

mix

## Add-In Card (CEM Spec) Tx Testing

- CEM Specification Measurements are defined at the slice of a receiver
- Signal access is not possible
- Embedding of the compliance channel and package, as well as application of the behavioral equalizer is required
- SigTest or custom software like DPOJET will perform the embedding and calculate measurements




9

Tektronix

## Compliance Patterns

- Once in compliance mode, bursts of 100MHz clock can be used to cycle through various settings of compliance patterns to perform, Jitter, voltage, timing measurements.

Data Rate	Preshoot	De-emphasis
2.5 GT/s,		-3.5 dB
5.0 GT/s,		-3.5 dB
5.0 GT/s,		-6.0 dB
8.0 GT/s,	P0 = 0.0	-6.0 1.5dB
8.0 GT/s,	P1 = 0.0	-3.5 1.5dB
8.0 GT/s,	P2 = 0.0	-4.4 1.5dB
8.0 GT/s,	P3 = 0.0	-2.5 1dB
8.0 GT/s,	P4 = 0.0	0.0dB
8.0 GT/s,	P5 = 1.9 1dB	0.0dB
8.0 GT/s,	P6 = 1.9 1dB	0.0dB
8.0 GT/s,	P7 = 1.9 1dB	-6.0 1.5dB
8.0 GT/s,	P8 = 1.9 1dB	-3.5 1dB
8.0 GT/s,	P9 = 1.9 1dB	0.0dB
8.0 GT/s,	P10 = 1.9 1dB	Test Max Boost Limit




$$\begin{aligned} \text{De-emphasis} &= 20\log_{10} V_b/V_a \\ \text{Preshoot} &= 20\log_{10} V_c/V_b \\ \text{Boost} &= 20\log_{10} V_d/V_b \end{aligned}$$

10

Tektronix

## Introducing the PCE3

- TekExpress Automation for Tx Compliance with unique features including:
  - ✓ Sets up the Scope and DUT for testing
  - ✓ Toggles thru and verifies the different Presets and Bit Rates
  - ✓ Tests multiple slots and lanes
  - ✓ Acquires the data
  - ✓ Processed with PCI-SIG SigTest
  - ✓ Provides custom reporting



11

Tektronix


## Automation Simplifies Tx Testing

- While convenient single capture capability is essential, automation makes the testing practical
- Iterate over multiple presets and lanes
- Gather results in a single report
- Provide means for quick switch to debugging and additional measurements
- Remove test fixture effects by using de-embedding

12

Tektronix

## Automated DUT Control



13


Tektronix

## Add-In Card Test Fixture

- Compliance Base Board (CBB)
  - Used for Testing Add-In cards
  - All Tx / Rx Lanes are routed to SMP
  - Compliance Mode Toggle Switch
  - Low Jitter Clean Reference Clock
  - Separate CBB for Gen 1/2/3




Compliance Base Board (CBB)



14

Tektronix

## CBB3 Config for Automatic & Manual DUT Control




15


Tektronix

## System Test Fixtures

- Compliance Load Board (CLB)
  - Used for testing System Boards
  - All Tx / Rx Lanes and Ref Clk routed to SMP
  - Compliance Mode Toggle Switch
  - Various types of Edge Connectors to support different types of Slots on System Boards
  - Separate CLB's for Gen1/2/3



Compliance Load Board (CLB)




16


Tektronix



## x1/x16 CLB3 Config for Automatic & Manual DUT Control



## x4/x8 CLB3 Config for Automatic & Manual DUT Control



## TekExpress Automation for Tx Compliance - Setup

Run Analysis on Live or Pre-Recorded Data

Type of test / device selection

Test selection

Automate DUT control

19 16-JUL-2013

Tektronix


## TekExpress Automation for Tx Compliance – Test

Test Selection

20

Tektronix

## TekExpress Automation for Tx Compliance – Reports



21 16-JUL-2013

Tektronix

## TekExpress Automation for Tx Compliance – Reports


Tektronix TekExpress  
Add-In-Card Test Report

Setup Information	Details
DUT ID : DUT001	DPOJET Version : 6.0.1 Build 8
Date/Time : 2013-06-10 17:28:45	Scope Model : DP073304D
Device Type : PCIe	Scope Serial Number : B241123
TekExpress Version : PCI Express 2.0.0.66 (Beta_Build) Framework 3.0.0.16 RevD	SFC FactoryCalibration : PASS PASS
Spec Version : Gen3 - J0	Scope FW Version : 6.7.4 Build 3
SigTest Version : 3.2.0	Probe1 Model : TCA2920
Slot Number : 01	Probe1 Serial Number : N/A
Overall Execution Time : 0:03:21	Probe2 Model : TCA2920
Overall Test Result : Pass	Probe2 Serial Number : N/A
	Probe3 Model : TCA2920
	Probe3 Serial Number : N/A
	Probe4 Model : TCA2920
	Probe4 Serial Number : N/A
	Signal Source Model : AF33252
	Signal Source Serial Number : C010899
DUT Comment :DUT001	


Test Name	Summary Table	Result
Unit Interval		Pass
Mask Hits(All Bits)		Pass
Composit Eye Height		Pass
Transition Eye Diagram		Pass
Non Transition Eye Diagram		Pass
Min Eye Width		Informative
Min Time Between Copovers		Informative
Internal file (X:\PCI Express\Reports\DUT001_mnt\Tj_g\I-10		Pass
Diagnose		Informative
Peak to Peak_Utar		Informative

Measurement Details	Lane Name	DataRate	Equalization	Measured Value	Test Result	Margin	Low Limit	High Limit	Comments
Mean Unit Interval	Lane0	8Gbps	P07	125.0090 ps	Pass	L: 0.0465 ps H: 0.0235 ps	124.9625	125.0325	

[Back To Summary Table](#)



[Back To Summary Table](#)



[Back To Summary Table](#)

22

Tektronix


## RF Switch and Auto Toggling

- Use RF switch to handle multiple lanes without reconnections
  - ✓ Must provide termination to maintain compliance mode
  - ✓ Use programmatic interface to control from automation software
  - ✓ While switches typically have good signal quality at 4GHz, extra cables must be accounted for by de-embedding
  - ✓ Design you device so that automatic toggling works for all presets

23 16-JUL-2013

Tektronix

## PCI Express Tx Test with RF Switch




24

Tektronix

## Testing Beyond Compliance

- What happens if a measurement fails Compliance?
- Could it be the channel?
  - Measurements can be taken before the channel to evaluate results
  - Different channel models can be created using SDLA Visualizer
- How does the optimized RX setting compare to other settings?
  - Easily compare the results of multiple Equalization settings
- Does deeper analysis of the waveform need to be done?
  - PCIe specific measurements can be taken in Tektronix' measurement system DPOJET
  - Determine if data dependent, uncorrelated or pulse width jitter is in spec
  - Measurements filters and settings can be adjusted to get to root cause, but remember you must pass SigTest to be certified for compliance
- Is the TX compliant?
  - NEW PCIe 3.0 base spec measurements are available to verify Tx compliance



25

Tektronix

## USB 3.0 Tx Physical Layer Testing

Tektronix

## Tektronix Solutions for USB 3.0 Transmitter Testing

- Comprehensive Solution Goes Beyond Compliance
  - All measurements accessible in DPOJET for debug
  - Support for multiple test points (i.e. at the silicon pins or compliance test point)
- Complete Toolset for Characterizing USB 3.0 Designs
  - Create custom CTLE and Channel Emulation or De-Embed Filters with SDLA (Serial Data Link Analysis)
- Automated
  - No need to be a USB 3.0 Expert
  - Automatically acquire all necessary waveforms for processing (CP0, CP1, LFPS) with AWG7K or AFG
- SigTest Integration
  - SigTest is completely integrated into TekExpress
  - No need to manually configure the scope and setup SigTest for processing
  - User flexibility to process the waveforms using Tektronix algorithms and SigTest to compare the results
- Comprehensive Reporting
  - Complete Test Report in .mht format with pass / fail and margin results
  - Plots include for quick visual inspection

27



## Transmitter Solutions

- TekExpress Fully Automated Compliance Environment
- DPOJET Debug and Analysis



28



## USB 3.0 Test Fixtures

- Two options for USB 3.0 Test Fixtures
  - Tektronix supplied fixtures
    - Enables SW channel emulation for TX and RX testing
    - Published electrical specifications
    - Supports TX, RX, and Cable testing
    - Available from Tektronix
  - USB-IF supplied fixtures and cables (shown below)
    - Used for compliance testing
    - Enables SW channel emulation for TX only
    - Supports TX and RX testing
    - Available from the USB-IF




29

Tektronix

## USB 3.0 Transmitter Measurement Overview

- Voltage and Timing
  - Eye Height
  - Pk to Pk Differential Voltage
  - RJ
  - DJ
  - TJ
  - Slew Rate
- Low Frequency Periodic Signaling (LFPS)
  - Pk to Pk Differential Voltage
  - Rise / Fall Time
  - AC Common Mode
  - tBurst
  - tRepeat
  - tPeriod
- SSC
  - Modulation Rate
  - Deviation




30

Tektronix

## Voltage and Timing

- Voltage, Eye Height, Jitter





31

Tektronix

## LFPS TX Measurements

- LFPS signaling is critical for establishing link communication
- LFPS TX test verify common mode, voltage, tPeriod, tBurst, tRepeat
- Channel is not embedded for LFPS tests




32

Tektronix



## SSC Measurements

- Both Maximum and Minimum Frequency Deviation must be considered
  - Assume nominal UI of 200ps
  - Limits are +0/-4000ppm and +0/-5000ppm, plus +/- 300ppm for ref clock accuracy
- Compliance Channel is not embedded for SSC measurements




33

Tektronix

## USB 3.0 Compliance and Automation

- Complete Automation of USB 3.0 Measurements with TekExpress
- No need to learn technology specific software applications- TekExpress is a Common Framework from Serial Applications including SATA, USB, DisplayPort, HDMI, and Ethernet
- TekExpress utilizes DPOJET USB 3.0 Specific algorithms making it easy to move from compliance to DPOJET for debug




34

Tektronix

## TekExpress USB 3.0 Automated Solution

- Supports testing for USB 3.0 Hosts and Devices
- Automatically selects the correct channel emulation filter when software is selected
- Easily select measurements of interest for test execution
- Supports all compliance and LFPS TX measurements
- Automates DUT toggling to acquire CP0, CP1, and LFPS Patterns




35

Tektronix

## SATA/SAS Tx Physical Layer Testing

Tektronix

# Storage Timelines and Solutions Development



# SATA UTD 1.4.2 Test Requirements

Phy Transmit Signal Requirements	SI General Requirements
TSG-01 : Differential Output Voltage	SI-1:8 : Cable Characterization
TSG-02 : Rise/Fall Time	SI-09 : Inter-Symbol Interference
TSG-03 : Differential Skew	<b>Phy General Requirements</b>
TSG-04 : AC Common Mode Voltage	PHY-01 : Unit Interval
TSG-05 : Rise/Fall Imbalance	PHY-02 : Frequency Long Term Stability
TSG-06 : Amplitude Imbalance	PHY-03 : Spread-Spectrum Modulation Frequency
TSG-07 : Gen1 (1.5Gb/s) TJ at Connector, Clock to Data, fBAUD/10	PHY-04 : Spread-Spectrum Modulation Deviation
TSG-08 : Gen1 (1.5Gb/s) DJ at Connector, Clock to Data, fBAUD/10	<b>Phy OOB Requirements</b>
TSG-09 : Gen1 (1.5Gb/s) TJ at Connector, Clock to Data, fBAUD/500	OOB-01 : OOB Signal Detection Threshold
TSG-10 : Gen1 (1.5Gb/s) DJ at Connector, Clock to Data, fBAUD/500	OOB-02 : UI During OOB Signaling
TSG-11 : Gen2 (3Gb/s) TJ at Connector, Clock to Data, fBAUD/500	OOB-03 : COMINIT/RESET and COMWAKE Transmit Burst Length
TSG-12 : Gen2 (3Gb/s) DJ at Connector, Clock to Data, fBAUD/500	OOB-04 : COMINIT/RESET Transmit Gap Length
TSG-13 : Gen3 (6Gb/s) Transmit Jitter w/wo CIC	OOB-05 : COMWAKE Transmit Gap Length
TSG-14 : Gen3 (6Gb/s)TX Maximum Differential Voltage Amplitude	<b>Phy Receiver/Transmitter Channel Reqs</b>
TSG-15 : Gen3 (6Gb/s) TX Minimum Differential Voltage Amplitude	RX/TX-01 : Pair Differential Impedance
TSG-16 : Gen3 (6Gb/s) Tx AC Common Mode Voltage	RX/TX-02 : Single-Ended Impedance (Obsolete)
<b>Phy Receive Signal Requirement</b>	RX/TX-03 : Gen2 (3Gb/s) Differential Mode Return Loss
RSG-01 : Gen1 (1.5Gb/s) Receiver Jitter Tolerance Test (Normative)	RX/TX-04 : Gen2 (3Gb/s) Common Mode Return Loss
RSG-02 : Gen2 (3Gb/s) Receiver Jitter Tolerance Test (Normative)	RX/TX-05 : Gen2 (3Gb/s) Impedance Balance
RSG-03 : Gen2 (3Gb/s) Receiver Jitter Tolerance Test (Normative)	RX/TX-06 : Gen1 (1.5Gb/s) Differential Mode Return Loss
RSG-04 : Gen2 (3Gb/s) Receiver Jitter Tolerance Test (Normative)	RX/TX-07 : Gen3 (6Gb/s) Differential Mode Return Loss
RSG-05 : Gen1 Asynchronous Receiver Stress Test at +350ppm	RX/TX-08 : Gen3 (6Gb/s) Impedance Balance
RSG-06 : Gen1 Asynchronous Receiver Stress Test With SSC	

**SATA Measurement Legends:**

No change from previous UTD 1.3 spec version
Revised methodology from UTD1.3 to UTD 1.4
New test definitions in UTD 1.4
Obsolete

Summary: TSG05/06 have been classified as EMI related and moved to an obsolete status. TSG15 will use an eye height methodology and will have different limits depending on the DUT being a Host or Device

## SATA ECN 50 Asymmetric Amplitude and Measurement Methodology

- Host and Device Transmitter signal amplitude asymmetry has now been instituted in the SATA 3.1 specification.

Parameters	Units	Limit	Electrical Specification					Detail Cross-Ref Section	Measurement Cross-Ref Section
			Gen1	Gen1m	Gen2	Gen2m	Gen3		
SSC <sub>max</sub> Spread-Spectrum Modulation Rate	ppm/usec	Min	1300		1300		1300	7.2.21.8 7.3.3	7.4.16
V <sub>pp,tx</sub> TX Differential Output Voltage	mVpp	Min	400		400		240	7.2.23	7.4.8
		Max	600		700		900		7.4.8
V <sub>pp,rx</sub> TX Differential Host Output Voltage	mVpp	Min	400		400		200/340	7.2.23	7.4.8
		Max	600		700		900		7.4.8
U <sub>min,tx</sub> TX Minimum Voltage Measurement Interval	UI		0.45-0.55		0.45-0.55		0.60 0.45-0.55	7.2.23.2	7.4.8
			-		-		-	-	7.4.8.2

Hosts may signal as low as 200mV (40mV lower than previously allowed)


Devices must retain the original 240mV levels.

Measurement methodology has been revised from a vertical BER contour to a simple Eye Height measurement.

39

Tektronix

## SATA发端测试



Tektronix


# TekExpress SATA-TSG

The screenshot displays the TekExpress SATA-TSG software interface. The main window is titled "TekExpress SATA-TSG Automated Solution (Production Version) (Default)". It features a "Select" tab with sub-tabs for "Acquire", "Analyze", and "Report". The "Select" sub-tab is active, showing configuration options for "Select Standard" (Serial ATA or SAS), "Select Device" (Drive or Host), and "Select Test Suite" (PMM-TSG-008 or RSG-RM1). The "Version" dropdown is set to "SATA Gen 3 UTD 1.4 A/B". Below these options, a list of test suites is shown, including "F5029 F1 at Connector Clock to Data Bit/D 500" and "F5029 F1 at Connector Clock to Data Bit/D 500". A "Test Description" window is open, providing details for the selected test suite. A "Configuration" window is also visible, showing parameters for "SATA Gen 3" and "Internal Gen 2".



# 测试

# SATA-TPA-P、SATA-TPA-R



Interconnect

## New fixtures Summary

TF-DP-CIC-C1	DisplayPort Bulk Cable Compliance Interconnect	\$9,559
TF-MINI-DP-TPA-PT	Channel Board	\$3,977
TF-MINI-DP-TPA-R	miniDisplayPort Receptacle	\$3,173
TF-MINI-DP-TPA-PR2XT	miniDisplayPort Plug, Receptacle, Dual 2X Calibration, with 18 inch Aux. Box Pigtail Cable	\$8,384
TF-MINI-DP-TPA-PRT	miniDisplayPort Plug, Receptacle, with 18 inch Aux. Box Pigtail Cable	\$6,554
TF-DP-TPA-2XC	DisplayPort with Dual 2X Calibration	\$2,089
TF-DP-TPA-PT	DisplayPort Plug with 18 inch Aux. Box Pigtail Cable	\$3,613
TF-DP-TPA-PR2XCT	DisplayPort Plug, Receptacle, with Dual 2X Calibration with 18 inch Aux. Box Pigtail Cable	\$7,479
TF-TB-TPA-P	Thunderbolt Plug	\$3,629
TF-TB-TPA-R	Thunderbolt Receptacle	\$3,596
TF-TB-TPA-2XC	Thunderbolt Dual 2X Calibration	\$3,297
TF-TB-TPA-PR2XC	Thunderbolt Plug, Receptacle, Dual 2X Calibration	\$10,401
TF-MSATA-TPA-P	miniSATA Gen 3 Plug	\$1,553
TF-MSATA-TPA-R	miniSATA Gen 3 Receptacle	\$1,237
TF-MSATA-TPA-PR2XC	miniSATA Gen 3 Plug, Receptacle, Dual 2X Calibration	\$4,281
TF-MSATA-TPA-PR	miniSATA Gen 3 Plug, Receptacle	\$2,667
TF-MSATA-TPA-2XC	miniSATA Gen 3 Dual 2X Calibration	\$1,799
TF-SATA22-TPA-P	SATA Gen 3, 22 position Plug	\$1,445
TF-SATA22-TPA-R	SATA Gen 3, 22 position Receptacle	\$1,284
TF-SATA22-TPA-PR2XC	SATA Gen 3, 22 position Plug, Receptacle, Dual 2X Calibration	\$3,999
TF-SATA22-TPA-PR	SATA Gen 3, 22 position Plug, Receptacle	\$2,430
TF-SATA22-TPA-2XC	SATA Gen 3, 22 position Plug, Receptacle, Dual 2X Calibration	\$1,696
TF-TPA-SATA25-P	SATA Gen 2.5, 7 position Plug	\$973
TF-TPA-SATA25-R	SATA Gen 2.5, 7 position Plug	\$969
TF-TPA-SATA25-PR2C	SATA Gen 2.5, 7 position Plug, Receptacle, Dual 2X Calibration includes (2) 1X, (2) 2X THRU Cables	\$2,981
TF-TPA-SATA3-PR2C	SATA Gen 3, 7 position Plug, Receptacle, Dual 2X Calibration includes (2) 1X, (2) 2X THRU Cables	\$3,536
TF-SASHD-TPAR-P	miniSASHD 12G SAS (Right Side) Plug	\$4,414
TF-SASHD-TPAL-P	miniSASHD 12G SAS (Left Side) Plug	\$4,414
TF-SASHD-TPA-R	miniSASHD 12G SAS Receptacle	\$4,221
TF-SASHD-TPA-PR2XC	miniSASHD 12G SAS (Right Side) Plug, Receptacle, Dual 2X Calibration	\$10,841
TF-SASHD-TPA-2XC	miniSASHD 12G SAS Dual 2X Calibration	\$3,331
TF-SASHD-TPAR-PR	miniSASHD 12G SAS (Right Side) Plug, Receptacle	\$7,696

- Comprehensive SATA, mSATA, miniSASHD, displayPort, Thunderbolt fixtures are now on PAL.
- Kit configurations are in the TPA-PR2XC (Plug-Receptacle-2X Cal Structure) nomenclature.
- Replacement parts can be obtained standalone with the remaining nomenclature.
- Lower performing SATA fixtures are now available for the Gen1 and Gen2 applications.
- 12G SASHD and Thunderbolt fixtures are also available,



43

## Fundamentals of 12G SAS characterization




## 12+G Design Problem: 1000mV, FFE, Crosstalk, Crosstalk, Crosstalk, DFE, 50mV

- Significant advances in high tap count Decision Feedback Equalization are key to operating at 12+G.
- Mitigating the complex Channel Crosstalk and Signal loss problems which 12+G designs present, is the largest design challenge today.
- Typical Escape Structure bandwidth is 18GHz.
- Crosstalk is often beyond the capability of current equalization architectures to combat, and needs to be quantified if accurate performance projections are to be made based on experimental measurements. For short channels, NEXT may be less of an issue since the insertion loss is not as severe; however, in longer links and at higher data rates it has the potential to become a dominant design consideration. Ref:[1]

KAM et al.: IS 25 Gb/s ON-BOARD SIGNALING VIABLE?


329




## 12G Design Problem: FFE, DFE

- A non-recursive DFE can only compensate a fixed time span of ISI. In very low-bandwidth channels, significant post-cursor ISI may fall outside the time span covered by the DFE taps.
- FFE can compensate ISI over a very wide time span since the FFE filter response is convolved with the impulse response of the channel.
- The utility of FFE alone drops off rapidly over complex channels which have spectral nulls (Via stubs, connectors, etc) which require many FFE taps to cancel reflections.
- Optimal solutions exist around 4-tap FFE with 20+ (20\*60mW) tap DFE designs. More emphasis is required in the Receiver section of the topology as more aggressive FFE makes crosstalk worse.

Ref:[1], [2]




## Mini-SAS HD Plug Test Adapter (right-hand) Top Views



Tektronix

## Mini-SAS HD Receptacle Test Adapter Top View



Tektronix




# SAS3\_EYEOPENING Usage Review Compliance Points

PMC  
PMC-SIERRA

Enabling connectivity. Empowering people.


Note from Harvey: In SAS2, "Probe point" did not include any channel model, only the DFE model.



5 June 2, 2011


## Waveform Distortion Penalty

- Waveform Distortion Penalty (WDP): Is a measurement method deployed in the SAS-2 spec. It uses acquired data against a simulated reference channel and DFE model, to evaluate the ratio of Non Compensatable Data Dependent Jitter to its Compensatable counterpart.
- Tektronix has spent 20 months negotiating the terms of licensed re-distribution of WDP and is **currently the only T&M provider licensed to redistribute WDP and TWDP with test tools.**



Tektronix

## SAS test solution



Tektronix

## Analog Verification & Debug of DDR Memory



Tektronix

## Memory Technology – Quick Overview



- DRAM - dominant memory technology
  - Computer system memory
    - Server, desktop, laptop
    - Dynamic, volatile memory, plug-in DIMMs
  - Embedded systems
    - Cell phones, printers, cars
    - Fixed memory configuration
  - DRAM driven by faster processors, faster data rates
    - DDR3 now available at 2400 (2.4Gb/s) data rates
    - DDR4 3200(3.2Gb/s) data rates
- DRAM variants
  - LPDDR – Low Power DDR
    - Power savings for portable computing
  - GDDR – Graphic DDR
    - Optimized for Speed - faster access



Tektronix

## Analog Verification Challenges

- Signal Access & Probing
  - Easy-to-use / reliable connections
  - Bandwidth & Signal Integrity
  - Affordable
- Isolation of Read/Write bursts
- Specialized Measurements
  - JEDEC Conformance tests
    - Clock Jitter, Timing, Electrical Tests
  - Custom Settings
- Debug tools



Tektronix

## DDR Analog Verification & Debug – Tektronix Solutions

### Signal Access - Probing

- Requires easy but reliable physical connectivity
  - access to various measurement points on DRAM or Memory
- Requires maximum signal integrity
  - sufficient performance for signal speeds




### Signal Acquisition

- Automatically trigger and capture DDR signals
  - Identify and trigger directly on DQ, DQS in real-time to isolate Reads/Writes
  - Automatically set voltage levels and data rates
- Capture long time duration at high resolution
  - Direct connection to DPOJET for signal analysis



### Signal Analysis

- ▶ DDRA – Automated setup, read/write burst detection, JEDEC pass/fail meas.
- ▶ DPOJET – The most powerful Jitter, Eye and Timing analysis tool
  - Time, Amplitude, Histogram, measurements
  - Advanced Jitter, Eye diagram measurements and Pass/Fail testing
  - Many display and plotting options
  - Report generator



**Tektronix**

### Analog Verification & Debug

## Signal Access - Probing


### Performance

- Sufficient performance for increasing signal speeds
- Patented TriMode™ providing superior signal fidelity, fast risetime and low circuit loading.
- Trace models available for Instrumented DIMM to remove the effect of the probing from the captured signals

### Connectivity

#### Solder down probing

- Easy probe attachment
- Need access near BGA (Board Grid Array) connections on DRAM
- Verify signals at receiving end of Read channel (at Memory controller) DDR3 DIMM



*P7500 TriMode Differential Probe, solder tip connected to DDR3-1033 DIMM*

#### BGA Chip Interposer

- Socket or Solder-In versions available
- Excellent signal fidelity with Tektronix probes




*Nexus DDR3 Chip Interposer on DIMM*

#### Instrumented DIMM

- Dual Rank, x8 memory chips, 72 bit
- Designed to JEDEC standards
- Easy connections to oscilloscope - no soldering needed
- Both sides of DDR3 differential signals available for probing


**Tektronix**

## Before and After



Before TriMode Probing

- 1 Probe for Differential
  - 2 Probes for SE and Common Mode
- or
- 1 Probe Soldered and Re-soldered 3 times
  - 2 Probes for Common Mode



After TriMode Probing

- 1 Probe and 1 setup for Differential, SE and Common Mode



## DDR Probing

- Computer Systems use standardized DIMM's for which several probing solutions are available
- Memory in Embedded Designs is usually directly mounted on the PCB.
- All DDR2 & DDR3 Components use BGA Packages
  - Reduces the parasitics, enabling performance at higher speeds
  - Mandate from JEDEC
- Probing a BGA package is Difficult
  - Unable to probe at the Balls of the Device
  - Probing at a connector, trace, or a via is not the same as probing at the device
  - Not a true representation of the signal



© Courtesy Micron Technologies



## Introducing Nexus DDR3 BGA Chip Interposers For Oscilloscopes




BGA Chip Interposer

Retention Socket


Tektronix

## Installation Process



Tektronix

## BGA Chip Interposer for Oscilloscopes




- Available in socket and solder-in versions
  - Socket design allows for multiple chip exchanges
  - Solder-in best for single use
- Recommended probes: P7500 Series
  - P7504, P7506, P7508, P7513A
  - 020-3022-00 TriMode solder tips for Nexus Interposer

Tektronix

## Signal Acquisition & Measurements

Option DDRA: Oscilloscope-based DDR tool that accelerates the validation of high-speed DDR memory bus interfaces

- New Configuration Wizard Guides Easy Setup and Test Configuration
- Analyze All Read/Write Bursts in the Entire Acquisition
- Plot DQS and DQ Eye Diagrams for Reads and Writes
- Perform JEDEC Conformance Tests with Pass/Fail Limits
- Use Chip Select to Qualify Multirank Measurements
- Easily Move Between Conformance-test and Analysis/Debug Tools
- Automatically Produce Consolidated Reports with Pass/Fail Information, Statistical Measurement Results, and Test-setup Information




*Validation of DDR, DDR2, DDR3, DDR4 and LP-DDR in one tool*

Tektronix

## Automated Test Setup


Step #1



Select DDR Generation

Select DDR Rate

Step #2




Choose measurements (Read / Write / CLK / Addr & Command)

Tektronix

## Source and Level Selection


Step #3



Identify scope input channels for DQS, DQ, CLK, etc

Optional Chip Select qualifier

Step #4




Let DDRA set Read/Write Burst Detection Levels automatically, or customize if needed

Tektronix



## Measurement Thresholds and Auto Scaling

Step #5



Let DDR set Measurement Ref Levels automatically (per JEDEC), or customize if needed

Tektronix

## Automatically isolate & mark all read or write bursts

- Easily Identify, mark & measure all Read / Write bursts
  - Scroll through marked reads / writes across the entire waveform record
  - Measurements performed on ALL reads/writes




Tektronix

# Specialized Measurements for DDR

JEDEC Standard No. J9-3C  
Page 121

- JEDEC Standards specify measurements & methods



## 9 AC and DC Output Measurement Levels

### 9.1 Single Ended AC and DC Output Levels

Table 31 shows the output levels used for measurements of single ended signals.

Table 31 — Single-ended AC and DC Output Levels

Symbol	Parameter	DDR3-800, 1066, 1333, and 1600	Unit	Notes
$V_{OH(DC)}$	DC output high measurement level (for TV curve history)	$0.8 \pm V_{DDQ}$	V	
$V_{OL(DC)}$	DC output low measurement level (for TV curve history)	$0.5 \pm V_{DDQ}$	V	
$V_{OH(AC)}$	DC output high measurement level (for TV curve history)	$0.2 \pm V_{DDQ}$	V	
$V_{OH(AC)}$	AC output high measurement level (for output SR)	$V_{T1} + 0.1 \pm V_{DDQ}$	V	1
$V_{OL(AC)}$	AC output low measurement level (for output SR)	$V_{T1} - 0.1 \pm V_{DDQ}$	V	1

NOTE 1 The swing of  $\pm 0.1 \pm V_{DDQ}$  is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of 40  $\Omega$  and an effective test load of 25  $\Omega$  to  $V_{T1} = V_{DDQ}^2$ .

### 9.2 Differential AC and DC Output Levels

Table 32 shows the output levels used for measurements of differential signals.

Table 32 — Differential AC and DC Output Levels

Symbol	Parameter	DDR3-800, 1066, 1333, and 1600	Unit	Notes
$V_{OH(DIFF,AC)}$	AC differential output high measurement level (for output SR)	$\pm 0.2 \pm V_{DDQ}$	V	1
$V_{OL(DIFF,AC)}$	AC differential output low measurement level (for output SR)	$\pm 0.2 \pm V_{DDQ}$	V	1

NOTE 1 The swing of  $\pm 0.2 \pm V_{DDQ}$  is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of 40  $\Omega$  and an effective test load of 25  $\Omega$  to  $V_{T1} = V_{DDQ}^2$  at each of the differential outputs.



# JEDEC Measurements Support in DDRA

Option DDRA supports a broad range of JEDEC-specified measurements for DDR, DDR2, DDR3, DDR4, LP-DDR

► Example measurements list for DDR2 :

- |  |  |  |
|--|--|--|
| <ul style="list-style-type: none"> <li>tCK(avg)</li> <li>tCK(abs)</li> <li>tCH(avg)</li> <li>tCH(abs)</li> <li>tCL(avg)</li> <li>tCL(abs)</li> <li>tHP</li> <li>tJIT(duty)</li> <li>tJIT(per)</li> <li>tJIT(cc)</li> <li>tERR(02)</li> <li>tERR(03)</li> <li>tERR(04)</li> <li>tERR(05)</li> <li>tERR(6 - 10 per)</li> <li>tERR(11 - 50 per)</li> <li>tDQSH</li> </ul> | <ul style="list-style-type: none"> <li>tDS - diff (base)</li> <li>tDS - SE (base)</li> <li>tDS -diff - DERATED</li> <li>tDS -SE - DERATED</li> <li>tDH - diff (base)</li> <li>tDH - SE (base)</li> <li>tDH -diff - DERATED</li> <li>tDH -SE - DERATED</li> <li>tDIPW</li> <li>tAC - diff</li> <li>tDQSCK -diff</li> <li>tDQSCK - SE</li> <li>tDQSQ - diff</li> <li>tDQSQ - SE</li> <li>tQH</li> <li>tDQSS</li> <li>tDSS</li> <li>tDSH</li> </ul> | <ul style="list-style-type: none"> <li>tIPW</li> <li>tIS (base)</li> <li>tIH (base)</li> <li>tIS - DERATED</li> <li>tIH - DERATED</li> <li>Vid - diff (AC)</li> <li>Vix (AC) - DQS</li> <li>Vix (AC) - CLK</li> <li>Vox (AC) - DQS</li> <li>Vox (AC) - CLK</li> <li>Input Slew-Rise (DQS),</li> <li>Input Slew-Fall (DQS),</li> <li>Input Slew-Rise (CLK),</li> <li>Input Slew-Fall (CLK),</li> <li>AC - Overshoot Amplitude - diff</li> <li>AC -Undershoot Amplitude - diff</li> <li>AC - Overshoot Amplitude - SE</li> <li>AC - Undershoot Amplitude - SE</li> <li>Data Eye Width</li> </ul> |
|--|--|--|



## Measurement De-rating

- JEDEC stipulates de-rating of DDR2 and DDR3 pass / fail limits for Setup & Hold measurements based on signal slew rate\*
- Option DDRA automatically calculates slew rates and applies the appropriate de-rating values to the measurement limits.

- tDS - diff (base)
- tDS -diff - DERATED
- tDS - SE (base)
- tDS -SE - DERATED
- tDH - diff (base)
- tDH -diff - DERATED
- tDH - SE (base)
- tDH -SE - DERATED
- tIS (base)
- tIS - DERATED
- tIH (base)
- tIH - DERATED

JEDEC Standard No. 79-3C  
Page 178  
13 Electrical Characteristics and AC Timing (Cont'd)  
13.3 Address / Command Setup, Hold and Derating (Cont'd)





Figure 110 — Illustration of nominal slew rate and  $t_{VC}$  for setup time  $t_{DS}$  (for DQ with respect to strobe) and  $t_{IS}$  (for ADD/CMD with respect to clock).

\* JESD79-2E, JESD79-3C specifications



## Signal Analysis & Debug DDRA + DPOJET

- DDRA is not a closed tool – links directly to DPOJET for measurement details
- Opportunity to change or fine-tune settings, add new measurements as needed



DDR2 Write Eye Diagram – showing both DQ and DQS eyes

- DPOJET - powerful measurement engine for DDRA
- All settings are explicit – you can see them and change them.



“One Click” access to DPOJET & back



## Memory Information Resources

- Tektronix
  - [www.tektronix.com/memory](http://www.tektronix.com/memory)
- Nexus Technology
  - [www.nexustechnology.com](http://www.nexustechnology.com)
- Memory Implementers Forum
  - [www.memforum.org](http://www.memforum.org)
- JEDEC
  - [www.jedec.org](http://www.jedec.org)




**Tektronix**

接 端 测 试

**Tektronix**

## 高速串行 Rx接 端测试的

1. DUT Loopback (Analog/Re-timing)
2. 的 分 的 分 应的
3. stressed DUT Rx
4. 计DUT Tx端发 的 的





Tektronix

## 化Jitter Tolerance


## 测试方案

- ✓PCIE GEN1,2,3
- ✓SATA I,II,III
- ✓USB3
- ✓Display Port
- ✓XFP/XFI
- ✓10GBase-KR
- ✓Optical
- ✓Serial Bus...



Tektronix

# PCIe 3.0 Receiver Testing



At the simplest level, receiver testing is composed of:

- 1. Send **impaired signal** to the receiver under test
- 2. The **receiver decides** whether the incoming bits are a one or a zero
- 3. The chip **loops back** the bit stream to the transmitter
- 4. The **transmitter sends out** exactly the bits it received
- 5. An **error counter** compares the bits to the expected signal and looks for mistakes (errors)



# PCIe 3.0 Stress Recipe




Figure 4-73: Layout for Calibrating the Stressed Jitter Eye




Figure 4-71: Setup for Calibrating the Stressed Voltage Eye

\*From PCI Express Base Spec

## Test Setup and Results




Figure 4-72: Layout for Stressed Voltage Testing of Receiver




Figure 4-74: Swept Sj Mask

\*From PCI Express Base Spec

77


## Components of a PCIe3 Receiver Test Solution

- BERTScope C Model
  - PG, stressed eye sources, ED
- New! DPP125C Option ECM
  - Eye opener, Clock doubler/Multiplier
- New! BSAITS125
  - CM/DM interference
  - ISI for Gen2 & Gen3
  - Option EXP for variable ISI
- New! CR125A Opt PCIE8G
  - PLL analysis for Gen1/2/3
  - New! BSAPCI3 SW
    - Auto calibration, Link training, and test
- Cables, adapters, compliance boards
- DPO/MSO70KC/DX Series Oscilloscope
  - Stressed Eye Calibration



**Tektronix**

## New! DPP125C with Option ECM



- Integrated reference clock multiplication to PCIe compliant 2.5 GHz, 5 GHz, and 8 GHz.
- Integrated eye opener functionality for testing DUTs with long channels.
- New microcontroller to provide more processing power.
- RS-232 interface enhancement to speed-up PCIe receiver equalization link training.
- SW to accommodate channel de-embedding and ISI fine adjustments.

**Tektronix**

## New! BSAITS125 Interference Test Set



- Programmable, variable ISI for automated testing and precision setting
- Built-in compliant PCIe2 and PCIe3 Medium and Long ISI channels
- Integrated PCIe3 CM and DM interference combiner
- Integrated PCIe3 Base Spec CM interference calibration
- Continuously Variable, Expanded ISI for automated testing of multiple standards with Option EXP


**Tektronix**



## New! CR125A Opt PCIE8G




- PLL Loop BW Analysis for Gen1/2/3
- Uses CR125A and Test SW
  - Similar to Gen1/2 PLL Loop BW solution



**Tektronix**


## New! BSAPCI3 PCIe 3.0 Automation SW

- Automated calibration, link training, loopback initiation, and testing.
- BER Map feature for TxEQ optimization.
- Reduces the time and minimizes the skill-set required to perform the calibration and testing.
- Increases the reliability and accuracy by removing inconsistencies with manual calibration.



**Tektronix**

## Typical PCIe3 Rx Test Configuration



## 接端 测试SATA-RSG

- RSG-01 : Gen1 (1.5 Gbps) Receiver Jitter Tolerance Test
- RSG-02 : Gen2 (3 Gbps) Receiver Jitter Tolerance Test
- RSG-03 : Gen3 (6 Gbps) Receiver Jitter Tolerance Test
- RSG-05 : Receiver Stress Test at +350 ppm
- RSG-06 : Receiver Stress Test With SSC (Informative)

## SATA ECN 51: Change of receiver test pattern to FCOMP

The receiver tolerance test shall be conducted over variations in parameters SSC on and off, minimum and maximum amplitude, common mode interference over the specified frequency range, the test pattern **FCOMP** described in section 7.2.4.3.7, and jitter which includes the maximum random and deterministic jitter of various types: data dependent, periodic, duty cycle distortion.

### 7.2.4.3.7 Framed Composite Pattern (FCOMP)

The Framed Composite Pattern is equivalent to the COMP pattern in section 7.2.4.3.6 with the following structured changes:

1. In-line with section 7.2.4.2 the COMP pattern is framed. 2 ALIGN primitives inserted every 256 Dwords.
2. A short Inter Gap region is introduced before and after the SOF/EOF to ensure that when repeated sequentially by a generator the 256 Dword ALIGN primitives are perfectly and uniformly spaced 256 Dwords apart even after wrap-around by the generator.

#### 1.1.1.1.1 Framed Composite Pattern (FCOMP)

Table FF – Framed Composite Pattern (FCOMP)

		Transmission Order →										
+		K28.5(BCh)+		D10.2(4Ah)-			D10.2(4Ah)-			D27.3(7Bh)-		+
		1100	0001	0101	0101	0101	0101	0101	0111	0110	0011	
C		1	5	5	5	5	5	5	7	6	3	
Above Dword is repeated a total of 2 times. 2 DW ALIGNp.												

85



http://www.sata-io.org/

Address [http://www.sata-io.org/developers/sata\\_everywhere.asp?category=&class=&company=Tektronix&wordsearch=](http://www.sata-io.org/developers/sata_everywhere.asp?category=&class=&company=Tektronix&wordsearch=)



The Serial ATA International Organization

English | 繁體中文 | 简体中文

Members Login

Technology

Developers

News & Events

About SATA-I/O

Membership

SATA 产品清单  
集成度名录  
Building Blocks List  
勘误表/设计指导原则  
命名指导原则  
技术库  
采购指南  
互操作性  
认证徽标计划

### SATA Everywhere Product Database

To view the complete list of SATA industry products, please select the appropriate search criteria from the menu(s) below. At least one search field must be completed to generate search results.

Category

Classification

Company

Word Search

#### Search Results

##### BERTScope [\(view online\)](#)

**Description:** Pattern Generation and Error Analysis, High-speed BER Measurements up to 12.5 Gb/s with integrated, Calibrated Stress Generation to Address the Stressed Receiver Sensitivity and Clock Recovery Jitter Tolerance Test Requirements for SATA Gen 1, 2.

**Made by:** Tektronix [\(send email\)](#)  
**Category:** Test and Validation Tools **Class:** SATA  
**Model #:** BSA125C **Part #:**


##### DSA70000 Series Oscilloscope [\(view online\)](#)

**Description:** Tektronix SATA-TSG and SATA-RSG provide a completely automated, simple, and efficient way to test SATA Gen1, Gen2, and Gen3 6 Gb/s hosts and devices according to the requirements of the SATA-IW (Serial ATA Interoperability Working Group) as defined

**Made by:** Tektronix [\(send email\)](#)  
**Category:** Test and Validation Tools **Class:** SATA  
**Model #:** DSA71254C 12.5 GHz Oscilloscope **Part #:** with Option SATA-TSG, SATA-RSG



## SATA接 端 测试




### 测试工

- BertScope BSA85C(STR 测试)
- CR125A
- BSA12500ISI 分ISI
- 100PSRFFILTER 100ps
- 测试 SATA-TPA-P/R

Taktronix

## BERTScope


- Sine jitter
  - 1KHz~100MHz
  - max.1100ps
- Random jitter
  - $f > 1\text{GHz}$
- Bounded PRBS jitter
- SSC
  - 12,500ppm
- Sine Interference



Taktronix

## Beyond Compliance: BERTScope Analysis Tools



- Besides being a BERT, the BERTScope's **“Scope” functionality** brings benefits that complement those of the Tektronix scopes
- Analysis tools are full featured and easy to use



- Frees up the scope for other tasks
- **Eye diagram for quick diagnosis** of synchronization and BER failure issues
- **Debug** challenging **signal integrity problems**
  - Error Location Analysis
  - Pattern Capture
  - Jitter Map
  - BER Contour

89

**Tektronix**



**Tektronix**