Compliance test method and detailed spec for USB3.0

Tektronix Korea
KEVIN.PARK
Differences from USB2.0

- **High-Speed**
  - 480MT/s
  - No-SSC
  - 2 wires for signaling
    - Tx and Rx use the same wire
    - 1 bi-directional link
  - DC coupled bus
  - NRZ encoding

- **SuperSpeed**
  - 5.0GT/s (10X speed increase)
  - SSC is required
  - Equalization/CTLE are required
  - 4 wires for signaling
    - 2 for Tx and 2 for Rx
    - Each Uni-directional
  - AC Coupled bus
  - 8b/10b Encoded

Source: USB-IF
USB 3.0 Key Considerations – Long Channel

- Channel characteristics
  - 2” ~ 12” Host channel
  - 1” ~ 6” Device channel
  - 0m ~ 3m Cable

- Cause Frequency dependent loss (ISI) and Crosstalk

- Close the 5Gb/s eye

Source: USB DevCon
USB 3.0 Key Considerations – Equalization

- **Transmitter Equalization**
  - 3.5±0.5dB de-emphasis

- **Receiver Equalization**
  - Continuous Time Linear Equalizer (CTLE)

- Enable to open the Receiver eye

Source: USB DevCon
Fixture and Channel De-Embedding

- **Why de-embed**
  - Improve Margin
    - Removes fixture effects that are not present in a real system
    - Remove the effects of the channel and connector for measurements defined at the TX pins

- **De-Embedding Process**
  - Characterize channel with TDR or Simulator to create S-parameters
  - Create de-embed filter with SDLA software
Channel Embedding

- Compliance Testing is done by embedding the compliance channel, but many designers want to validate other channel models
  - Understand transmitter margin given worst case channels
  - Model channel and cable combinations beyond compliance requirements
  - Create interconnect models with SDLA software to analyze channel effects

Transmit Channel

Universal Serial Bus 3.0 Specification, Revision 0.9

USB-IF Host & Device HW Channels

Figure 6-14. Tx Normative Setup with Reference Channel
Receiver Equalization

- Tektronix USB Solutions ships with the USB Specification defined CTLE Function
- Customizing CTLE functions and creating filters for use with Tektronix’ USB Solution is easily achieved with SDLA (Serial Data Link Analysis Software)
USB 3.0 Key Considerations – SSC

- SSC (Spread Spectrum Clocking)
  - The technique of modulating the operating frequency
  - Spread its radiated emissions over a range of frequencies
  - Reduction in the maximum emission for a given frequency
  - Meet radiated emission requirements

- EX) USB3.0, SATA, PCIe, DP, etc.
  - 30~33KHz, 0.5% Down Spread
  - 200.0psec~201.0psec Period
  for 5Gbps USB3.0

![Graph showing SSC and non-SSC emissions with peak reduction](image)
USB 3.0 Key Considerations - SSC

- FM modulation with Jitter
  - Can not see modulation feature because of the HF noise
  - Modulation Rate? Modulation Center Frequency?
  - Implement 2MHz 1\textsuperscript{st} order LPF
USB 3.0 Key Considerations – Connector & Cable

- **Connector objective**
  - Support 5Gbps
  - Backward compatible with USB2.0

- **Connector Type**
  - USB3.0 Standard-A Plug and Receptacle
  - USB3.0 Standard-B Plug and Receptacle
  - USB3.0 Powered-B Plug and Receptacle
  - USB3.0 Micro-B Plug and Receptacle
  - USB3.0 Micro-A Plug (OTG only)
  - USB3.0 Micro-AB Receptacle (OTG only)

- **New Feature**
  - 2 additional Differential Pairs and one GND
  - Blue color housing for Standard-A
  - Powered-B enable device to provide a power (Ex. Printer with Wireless USB adapter)

- **Cable**
  - UTD for USB2.0
  - SDP (Shielded Differential Pair) for SuperSpeed

*Source: USB 3.0 Rev 1.0 Specification*
Connecting to the Host/Device Under Test

- **For Host Tx/Rx Testing**
  - Host Test Fixture 1
  - Host Test Fixture 2
  - General cable (Tx test)
  - 3m cable (Rx Test)

- **For Device Tx/Rx Testing**
  - Device Test Fixture 1
  - Device Test Fixture 2
  - General cable & 8” cable (Tx Test)
  - 3m cable, 8” cable (Rx Test)
  - 5V Dc Voltage Adapter
LTSSM – Link Training and Status State Machine

- 12 different link states
- U0/U1/U2/U3 - Link enabled/disabled/suspended states
- Rx.Detect/Polling/Recovery/Hot Reset - Link initialization/Training/Reset
- Loopback/Compliance - Rx/Tx Loopback/compliance test
- SS.Inactive/SS.Disabled - Link Error/USB2.0

Figure 7-13. State Diagram of the Link Training and Status State Machine
Entering to Compliance Mode for Transmitter

- Polling is a state for Link Training
- Bit lock/Symbol lock/Rx equalization training using TSEQ/TS1/TS2
- Polling.LFPS is a substate to synchronize the operation
- Exit to Polling.RxEQ
  - 16 Polling.LFPS are sent
  - 2 Polling.LFPS are received
  - 4 Polling.LFPS are sent
- Exit to Compliance Mode
  - Doesn’t complete Polling.LFPS during 360msec timeout
360msec timeout initiates CP0 scrambled D0.0 PRBS pattern
With Ping.LFPS, pattern shall advance to the next pattern
Tx compliance requests CP0 and CP1
AWG or Scope Trigger-output generate Ping.LFPS
SuperSpeed Tx compliance

- Measurements at TP1
- Requires HW Reference Cable and Test Channel
- …or TP1’ with Transmit Path Channel Emulation
SuperSpeed Tx compliance

- TX Normative Electrical Parameter
  - UI – Unit interval
  - VTx-Diff-PP – Differential PP TX voltage swing
  - TCRD_Slew_Max – Maximum slew Rate
  - Tx random jitter – Dual Dirac
  - Mask Hits

- Normative Spread Spectrum Clocking
  - SSC Modulation Rate
  - SSC Freq Deviation – Max, Min
  - SSC – USB Profile

- TX – Normative Eyemask
  - Tx total jitter – Dual Dirac at 10–12BER
  - Tx deterministic Jitter – Dual Dirac
  - Eye Height – Transmitter Eye Mask
  - Width@BER

- LFPS measurement
  - LFPS Duty Cycle
  - LFPS fall time
  - LFPS Rise time
  - LFPS Period
  - LFPS Vcm–AC
  - LFPS Vtx–DIFF–PP
  - LFPS TRepeat
SuperSpeed Tx Key Test – Eye Diagram

- Enable compliance pattern CP0(PRBS) with SSC
- Measure $10^6$UI(200usec) @ TP1 or TP1’
- Over 40Gs/sec
- 4.9MHz 2\textsuperscript{nd} order PLL Clock Recovery
- Emulate Tx Channel to TP1 with FIR Filter or TP1’ with H/W channel
- **Host test**: 3 meter cable + 5” device PCB trace.
- **Device test**: 3 meter cable + 11” host PCB trace.
- Apply CTLE in S/W(DPOJET or Tekexpress)
- Require $\geq 12.5$GHz B/W scope for TP1’ – DSA71254B

### Specifications

<table>
<thead>
<tr>
<th>Spec</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Eye Height</td>
<td>100</td>
<td>1200</td>
<td>mV</td>
</tr>
<tr>
<td>Dj</td>
<td>86</td>
<td></td>
<td>ps</td>
</tr>
<tr>
<td>Rj</td>
<td>46</td>
<td></td>
<td>ps</td>
</tr>
<tr>
<td>Tj</td>
<td>132</td>
<td></td>
<td>ps</td>
</tr>
</tbody>
</table>
SuperSpeed Tx Key Test – Dj, Rj & Tj @ BER

- Enable compliance pattern CP0 (PRBS) with SSC
- Change compliance pattern to CP1 with SSC
- Measure $10^6$UI (200usec) @ TP1 or TP1’
- Over 40Gs/sec
- 4.9MHz 2nd order PLL Clock Recovery
- Emulate Tx Channel to TP1 with FIR Filter or TP1’ with H/W channel
- Host test: 3 meter cable + 5” device PCB trace.
- Device test: 3 meter cable + 11” host PCB trace.
- Apply CTLE in S/W (DPOJET or Tekexpress)
- Dj from CP0 & Rj from CP1
- Calculate $Tj@BER = 12$ using Dual-Dirac method

\[
TJ(BER) = 2Q(BER) \times RJ_g + DJ_{dd}
\]

- Q is 7 when BER=10^{-12}

Source: USB 3.0 Rev 1.0 Specification
SuperSpeed Tx Key Test – SSC

- Enable compliance pattern CP1 with SSC
- Measure $10^6$UI(200usec) @ TP1 or TP1’
- Over 40Gs/sec
- Period measurement
- 1.98MHz Low pass filter
- Emulate Tx Channel to TP1 with FIR Filter or TP1’ with H/W channel
- Host test: 3 meter cable + 5” device PCB trace.
- Device test: 3 meter cable + 11” host PCB trace.
- Apply CTLE in S/W(DPOJET or Tekexpress)
- $T_{SCC-MOD-RATE}: 30$KHz ~ $33$KHz
- $T_{SCC-MOD-DEVIAITION}:$ between $+300/-3700$ and $+300/-5300$PPM

Source: USB 3.0 Rev 1.0 Specification
Automated USB 3.0 Transmitter Solution

- Automated all normative and informative transmitter tests
- PING.LFPS from AWG or Scope Trigger output
- Executed in less than five minutes
- Pre-defined CTLE filter provided as per the USB 3.0 specification
- Software channel emulation models
  - Host Channel Back Panel + Cable
  - Host Channel Front Panel + Cable
  - Device Channel + Cable
- Comprehensive reports detailing test margins and pass / fail results
- Will Integrates SigTest for Compliance Test
USB 3.0 Receiver Testing Overview

- A jitter tolerance test is required for certification, though debug and characterization capabilities are needed to ensure that receivers will work in real world conditions
  - Send specific test data patterns to the device-under-test (DUT) through a known channel (fixtures and cables)
  - Add a specific “recipe” of stresses and de-emphasis
  - Command the DUT into loopback mode
  - Return “echoed” data to a BERT
  - Detected errors are inferred to be a result of bad DUT receiver decisions
USB3.0 Normative Receiver Test

- External BERT detect using “Scope Error Detect” or Protocol analyzer
  - required for compliance test
- Using ‘built-in Loopback BERT’ feature
  - optional
- Impairment CP0 Scrambled D0.0
- Transmit the BDAT total $3 \times 10^{10}$ bits
- De-Emphasis Level is set to $-3$ dB
- Voltage Level is set to 145mV (Ex. Device)
- SSC on
- Requires HW Reference Cable and Test Channel for TP1 test
- …or TP1’ with Receive Path Channel Emulation

Source: USB 3.0 Specification

<table>
<thead>
<tr>
<th>Frequency</th>
<th>SJ</th>
<th>RJ</th>
</tr>
</thead>
<tbody>
<tr>
<td>500kHz</td>
<td>400ps</td>
<td>2.42ps</td>
</tr>
<tr>
<td>1MHz</td>
<td>200ps</td>
<td>2.42ps</td>
</tr>
<tr>
<td>2MHz</td>
<td>100ps</td>
<td>2.42ps</td>
</tr>
<tr>
<td>4.9MHz</td>
<td>40ps</td>
<td>2.42ps</td>
</tr>
<tr>
<td>50MHz</td>
<td>40ps</td>
<td>2.42ps</td>
</tr>
<tr>
<td>10MHz</td>
<td>40ps</td>
<td>2.42ps</td>
</tr>
<tr>
<td>20MHz</td>
<td>40ps</td>
<td>2.42ps</td>
</tr>
<tr>
<td>33MHz</td>
<td>40ps</td>
<td>2.42ps</td>
</tr>
<tr>
<td>50MHz</td>
<td>40ps</td>
<td>2.42ps</td>
</tr>
</tbody>
</table>

**Figure 6-18. Rx Tolerance Setup**
Generic USB 3.0 RX Test Configuration

Host Receiver Test
- Error Detector
- Pattern Generator
- Reference Channel
- Adapter
- Host DUT

Device Receiver Test
- Error Detector
- Pattern Generator
- Reference Channel
- Adapter
- Device DUT
Entering to Loopback for Receiver Test

- Bit lock/Symbol lock/Rx equalization training using TSEQ/TS1/TS2
- Transmit 200 Polling.LFPS (2ms)
- Transmit 65536 TSEQ.
- Transmit 256 TS1.
- Transmit 256 TS2 with loopback bit set.

Table 6-3. TS1 Ordered Set

<table>
<thead>
<tr>
<th>Symbol Number</th>
<th>Encoded Values</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-3</td>
<td>K28.5</td>
<td>COM (Comma)</td>
</tr>
<tr>
<td>4</td>
<td>D0.0</td>
<td>Reserved for future use</td>
</tr>
<tr>
<td>5</td>
<td>See Table 6-5</td>
<td>Link Functionality</td>
</tr>
<tr>
<td>6-15</td>
<td>D10.2</td>
<td>TS1 Identifier</td>
</tr>
</tbody>
</table>

Table 6-4. TS2 Ordered Set

<table>
<thead>
<tr>
<th>Symbol Number</th>
<th>Encoded Values</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-3</td>
<td>K28.5</td>
<td>COM (Comma)</td>
</tr>
<tr>
<td>4</td>
<td>D0.0</td>
<td>Reserved</td>
</tr>
<tr>
<td>5</td>
<td>See Table 6-5</td>
<td>Link Functionality</td>
</tr>
<tr>
<td>6-15</td>
<td>D5.2</td>
<td>TS2 Identifier</td>
</tr>
</tbody>
</table>
Two Solutions for USB 3.0 Receiver Testing

BERTScope BSA85C and AWG7122C

- **Tektronix has the right solution to meet your needs**
  - Both provide fully automated Receiver Compliance and Jitter Tolerance Testing
  - Both offer advanced impairments to debug problems caused by SSC or other anomalies
  - Both support a wide range of HSS Standards
  - Both support asynchronous clocking (SKP order set rejection)

- **BERTScope**
  - Performance that you need up to 26Gb/s for next generations standards including DisplayPort 1.2, SATA/SAS, 10G KR, PCI Express 3.0
  - Impairments can be changed on the fly to see the effect of increasing or reducing jitter
  - Debug and analysis tools enable quick identification of RX errors
  - True BER measurements

- **Arbitrary Waveform Generator**
  - Common platform for MIPI, HDMI, USB 3.0, and SATA
  - Only solution available that provides a common setup between transmitter and receiver testing without the need of RF switches and additional setup complexity
  - Easily apply sparameter models to verify designs under different channel conditions without the need of physical ISI channels
  - Generate SJ > 1Ghz to debug elusive problems caused by other system clocks
Complete USB 3.0 Receiver Solution
*AWG7000 Arbitrary Waveform Generators with SerialXpress®*

- No tradeoffs between any signal impairments
- Simulate any length of ISI channel
  - No need to wait for USB hardware compliance channels
- Model real-world complexities of SSC profiles to avoid system interoperability issues
- Minimize time needed for re-cabling
- Improved repeatability and portability of Receiver test configurations with setup files
Scope Error Detector Demo
Receiver Test Setup (with HW Channel Emulation)

- USB-IF ‘Compliance Channel’
- Device :3m cable, 8”cable / Host : 3m cable
- All Signal Impairments generated by the AWG
- Common configuration for Receiver and Transmitter Testing
- Transmit 200 Polling.LFPS (2ms)
- Transmit 65536 TSEQ.
- Transmit 256 TS1.
- Transmit 256 TS2 with loopback bit set.
- BRST
- BDAT test pattern-Scrambled D0.0
- No need for external error detectors
  - Oscilloscope performs bit or symbol error detection
Automation Jitter Tolerance with Tekexpress

- AWG7KC force BDATA (Bert DATA) to DUT Rx in Loopback BERT
- DSA70K acquires BCNT (BERT ERROR COUNT) from DUT Tx
- Scope ERRDT decode the BCNT
- Tekexpress control AWG & DSA and automate all Rx Jitter Tolerance
- Generate report
BERTScope USB 3.0 RX Test Configuration

- **USB Switch**
  - creates the low-frequency periodic signaling (LFPS) required to initiate Loopback-mode
- **DPP125B/C**
  - De-emphasis Processor
- **CR125A**
  - Clock Recovery
- **BSA85C**
  - BERTScope
Super Speed Rx compliance
RX testing using BERTSCOPE

- USB–IF ‘Compliance Channel
- Jitter tolerance testing using BERTSCOPE
- Auto Calibration & measurement Tools
- Powerful Jitter insertion function for Developers.

USB3_Rx Testing Configuration with BERTScope
USB3_Rx Calibration Configuration with BERTScope
Super Speed Rx compliance
Automation S/W–BSAUSBSFT

- BERTSCOPE generates USB3 RX testing pattern
- CR Unit recover Receiver Clock
- BERTSCOPE Detector count error No.
- Template testing Application record result
- Automation S/W execute Report
Resources

- Access to Specifications

- Tektronix USB Electrical PHY Tools
  - [www.tektronix.com/usb](http://www.tektronix.com/usb)
  - [www.tektronix.com/software](http://www.tektronix.com/software)