


# Compliance test method and detailed spec for USB3.0




Tektronix Korea  
KEVIN.PARK

# Differences from USB2.0

## ■ High-Speed


- 480MT/s
- No-SSC
- 2 wires for signaling
  - Tx and Rx use the same wire
  - 1 bi-directional link
- DC coupled bus
- NRZ encoding



Source: USB-IF




## ■ SuperSpeed

- 5.0GT/s (10X speed increase)
- SSC is required
- Equalization/CTLE are required
- 4 wires for signaling
  - 2 for Tx and 2 for Rx
  - Each Uni-directional
- AC Coupled bus
- 8b/10b Encoded




# USB 3.0 Key Considerations – Long Channel

- Channel characteristics
  - 2" ~ 12" Host channel
  - 1" ~ 6" Device channel
  - 0m ~ 3m Cable
- Cause Frequency dependent loss (ISI) and Crosstalk
- Close the 5Gb/s eye




Source: USB DevCon




# USB 3.0 Key Considerations – Equalization



- ▶ Transmitter Equalization  
-  $3.5 \pm 0.5$  dB de-emphasis



- ▶ Receiver Equalization  
- Continuous Time Linear Equalizer (CTLE)




- ▶ Enable to open the Receiver eye

Source: USB DevCon

# Fixture and Channel De-Embedding


- Why de-embed- Improve Margin
  - Removes fixture effects that are not present in a real system
  - Remove the effects of the channel and connector for measurements defined at the TX pins
- De-Embedding Process
  - Characterize channel with TDR or Simulator to create S-parameters
  - Create de-embed filter with SDLA software

**Before** → **After**



# Channel Embedding

- Compliance Testing is done by embedding the compliance channel, but many designers want to validate other channel models
  - Understand transmitter margin given worst case channels
  - Model channel and cable combinations beyond compliance requirements
  - Create interconnect models with SDLA software to analyze channel effects






## USB-IF Host & Device HW Channels




# Receiver Equalization

- Tektronix USB Solutions ships with the USB Specification defined CTLE Function
- Customizing CTLE functions and creating filters for use with Tektronix' USB Solution is easily achieved with SDLA (Serial Data Link Analysis Software)



# USB 3.0 Key Considerations – SSC



- SSC(Spread Spectrum Clocking)
  - The technique of modulating the operating frequency
  - Spread its radiated emissions over a range of frequencies
  - Reduction in the maximum emission for a given frequency
  - Meet radiated emission requirements
  
- EX) USB3.0, SATA, PCIe, DP, etc.
  - 30~33KHz, 0.5% Down Spread
  - 200.0psec~201.0psec Period for 5Gbps USB3.0









# USB 3.0 Key Considerations – SSC

- FM modulation with Jitter
  - **Can not** see modulation feature because of the HF noise
  - Modulation Rate? Modulation Center Frequency?
  - Implement 2MHz 1<sup>st</sup> order LPF



# USB 3.0 Key Considerations – Connector & Cable

- Connector objective
  - Support 5Gbps
  - Backward compatible with USB2.0
- Connector Type
  - USB3.0 Standard-A Plug and Receptacle
  - USB3.0 Standard-B Plug and Receptacle
  - USB3.0 Powered-B Plug and Receptacle
  - USB3.0 Micro-B Plug and Receptacle
  - USB3.0 Micro-A Plug (OTG only)
  - USB3.0 Micro-AB Receptacle (OTG only)
- New Feature
  - 2 additional Differential Pairs and one GND
  - Blue color housing for Standard-A
  - Powered-B enable device to provide a power ( Ex. Printer with Wireless USB adapter)
- Cable
  - UTD for USB2.0
  - SDP (Shielded Differential Pair) for SuperSpeed



Source: USB 3.0 Rev 1.0 Specification

# Connecting to the Host/Device Under Test

- For Host Tx/Rx Testing

- Host Test Fixture 1
- Host Test Fixture 2
- General cable(Tx test)
- 3m cable(Rx Test)




Figure 6: Host Tx Test Topology




Figure 3: Host Rx Test Topology

- For Device Tx/Rx Testing

- Device Test Fixture 1
- Device Test Fixture 2
- General cable&8\"/>
- 3m cable, 8\"/>
- 5V Dc Voltage Adapter




Figure 5: Device Tx Test Topology





Figure 4: Device Rx Test Topology



# Entering to Compliance Mode for Transmitter

- Polling is a state for Link Training
- Bit lock/Symbol lock/Rx equalization training using TSEQ/TS1/TS2
- Polling.LFPS is a substate to synchronize the operation
- Exit to Polling.RxEQ
  - 16 Polling.LFPS are sent
  - 2 Polling.LFPS are received
  - 4 Polling.LFPS are sent
- Exit to Compliance Mode
  - Doesn't complete Polling.LFPS during 360msec timeout



Note: Transition conditions are illustrative only. Not all of the transition conditions are listed.


U-050

Figure 7-16. Polling Substate Machine

# Compliance Pattern

**Table 6-7. Compliance Pattern Sequences**

Compliance Pattern	Value	Description
CP0	D0.0 scrambled	A pseudo-random data pattern that is exactly the same as logical idle (refer to Chapter 7) but does not include SKP sequences
CP1	D10.2	Nyquist frequency
CP2	D24.3	Nyquist/2
CP3	K28.5	COM pattern
CP4	LFPS	The low frequency periodic signaling pattern
CP5	K28.7	With de-emphasis
CP6	K28.7	Without de-emphasis
CP7	50-250 1's and 0's	With de-emphasis. Repeating 50-250 1's and then 50-250 0's.
CP8	50-250 1's and 0's	With without de-emphasis. Repeating 50-250 1's and then 50-250 0's.



**Figure 6-20. LFPS Signaling**

**Table 6-21. LFPS Transmitter Timing<sup>1</sup>**

	tBurst			Minimum Number of LFPS Cycles <sup>2</sup>	tRepeat		
	Min	Typ	Max		Min	Typ	Max
Poling.LFPS	0.6 $\mu$ s	1.0 $\mu$ s	1.4 $\mu$ s		6 $\mu$ s	10 $\mu$ s	14 $\mu$ s
Ping.LFPS	40 ns		200 ns	2	160 ms	200 ms	240 ms
tReset <sup>3</sup>	80 ms	100 ms	120 ms				
U1 Exit <sup>4,5</sup>	300 ns		900 ns/2 ms <sup>6</sup>				
U2 / Loopback Exit <sup>4,5</sup>	80 $\mu$ s <sup>7</sup>		2 ms				
U3 Wakeup <sup>4,5</sup>	80 $\mu$ s <sup>7</sup>		10 ms				
...							

Symbol	Minimum	Typical	Maximum	Units	Comments
tPeriod	20		100	ns	

- 360msec timeout initiates CP0 scrambled D0.0 PRBS pattern
- With Ping.LFPS, pattern shall advance to the next pattern
- Tx compliance requests CP0 and CP1
- AWG or Scope Trigger-output generate Ping.LFPS




# SuperSpeed Tx compliance

- Measurements at TP1
- Requires HW Reference Cable and Test Channel
- ...or TP1' with Transmit Path Channel Emulation

Table 6-12. Normative Transmitter Eye Mask at Test Point TP1

Signal Characteristic	Minimal	Nominal	Maximum	Units	Note
Eye Height	100		1200	mV	2, 4
Dj			0.43	UI	1,2,3
Rj			0.23	UI	1,2,3, 5
Tj			0.66	UI	1,2,3



CTLE







Figure 6-14. Tx Normative Setup with Reference Channel

# SuperSpeed Tx compliance



- ▶ TX Normative Electrical Parameter
  - UI-Unit interval
  - $V_{Tx-Diff-PP}$ -Differential PP TX voltage swing
  - TCRD\_Slew\_Max-Maximum slew Rate
  - Tx random jitter – Dual Dirac
  - Mask Hits
- ▶ Normative Spread Spectrum Clocking
  - SSC Modulation Rate
  - SSC Freq Deviation-Max,Min
  - SSC- USB Profile
- ▶ TX-Normative Eyemask
  - Tx total jitter – Dual Dirac at 10-12BER
  - Tx deterministic Jitter – Dual Dirac
  - Eye Height –Transmitter Eye Mask
  - Width@BER

- ▶ LFPS measurement
  - LFPS Duty Cycle
  - LFPS fall time
  - LFPS Rise time
  - LFPS Period
  - LFPS  $V_{cm-AC}$
  - LFPS  $V_{tx-DIFF-PP}$
  - LFPSTBurst
  - LFPS TRepeat



# SuperSpeed Tx Key Test – Eye Diagram



- Enable compliance pattern CP0(PRBS) with SSC
- Measure  $10^6$ UI(200usec) @ TP1 or TP1'
- Over 40Gs/sec
- 4.9MHz 2<sup>nd</sup> order PLL Clock Recovery
- Emulate Tx Channel to TP1 with FIR Filter or TP1' with H/W channel
- **Host test : 3 meter cable + 5" device PCB trace.**
- **Device test : 3 meter cable + 11" host PCB trace.**
- Apply CTLE in S/W(DPOJET or Tekexpress)
- Require  $\geq 12.5$ GHz B/W scope for TP1' – DSA71254B



Spec	Min	Max	Units
Eye Height	100	1200	mV
Dj		86	ps
Rj		46	ps
Tj		132	ps

# SuperSpeed Tx Key Test – Dj, Rj & Tj @ BER

- Enable compliance pattern CP0(PRBS) with SSC
- Change compliance pattern to CP1 with SSC
- Measure  $10^6$ UI(200usec) @ TP1 or TP1'
- Over 40Gs/sec
- 4.9MHz 2<sup>nd</sup> order PLL Clock Recovery
- Emulate Tx Channel to TP1 with FIR Filter or TP1' with H/W channel
- Host test : 3 meter cable + 5" device PCB trace.
- Device test : 3 meter cable + 11" host PCB trace.
- Apply CTLE in S/W(DPOJET or Tekexpress)
- Dj from CP0 & Rj from CP1
- Calculate T j @BER E-12 using Dual-Dirac method



Spec	Min	Max	Units
Eye Height	100	1200	mV
Dj		86	ps
Rj		46	ps
Tj		132	ps

$$TJ(BER) = 2Q(BER) \times RJ_g + DJ_{dd}$$

- Q is 7 when BER=10<sup>-12</sup>

Source: USB 3.0 Rev 1.0 Specification

# SuperSpeed Tx Key Test – SSC

- Enable compliance pattern CP1 with SSC
- Measure  $10^6 \text{UI}(200\text{usec})$  @ TP1 or TP1'
- Over 40Gs/sec
- Period measurement
- 1.98MHz Low pass filter
- Emulate Tx Channel to TP1 with FIR Filter or TP1' with H/W channel
- **Host test : 3 meter cable + 5" device PCB trace.**
- **Device test : 3 meter cable + 11" host PCB trace.**
- Apply CTLE in S/W(DPOJET or Tekexpress)
- $T_{\text{SSC-MOD-RATE}}$  : 30KHz ~ 33KHz
- $T_{\text{SSC-MOD-DEVIATION}}$  : between + 300/-3700 and + 300/-5300PPM

Source: USB 3.0 Rev 1.0 Specification






Figure 6-10. Period Modulation from Triangular SSC



# Automated USB 3.0 Transmitter Solution

- Automated all normative and informative transmitter tests
- PING.LFPS from AWG or Scope Trigger output
- Executed in less than five minutes
- Pre-defined CTLE filter provided as per the USB 3.0 specification
- Software channel emulation models
  - Host Channel Back Panel + Cable
  - Host Channel Front Panel + Cable
  - Device Channel + Cable
- comprehensive reports detailing test margins and pass / fail results
- Will Integrate SigTest for Compliance Test



DPOJET  
Validation/Debug

The screenshot shows the TekExpress USB Automated Solution software interface. The main window displays a table of test results for 'Host : Host Connector-Device Compliance(TP1)'. The table has columns for Test Name, Measure Value, High Limit, Low Limit, Margin, and Pass/Fail Status. Below the table is a log of test execution with a progress bar at the bottom.

Test Name	Measure Value	High Limit	Low Limit	Margin	Pass/Fail Status
DJ	16.39ps	86.00ps	NA	69.60ps - NA	Pass
Eye Height	386.994mV	1.200V	100.000mV	833.006mV - 286.994mV	Pass
RJ	822.089ps	3.290ps	NA	2.468ps - NA	Pass
TCdr-Slew-Max	-1.871us/s	10.000ms/s	NA	10.002ms/s - NA	Pass
TJ	27.908ps	132.000ps	NA	104.092ps - NA	Pass
UI	200.382ps	201.060ps	199.940ps	667.767fs - 452.233fs	Pass
VTrxDiff-PP	439.104mV	1.200V	100.000mV	760.896mV - 399.104mV	Pass
Width@6BER	172.877ps	NA	68.000ps	NA - 104.877ps	Pass

Log of test execution:

```


4/11/2009 12:42 PM: Set the result current acquisition mean to: 200.39223274528E-12 at measurement index 5
4/11/2009 12:42 PM: Results of all acquisition mean:PASS
4/11/2009 12:42 PM: Set the result current acquisition mean to: 27.90849147438E-12 at measurement index 6
4/11/2009 12:43 PM: Results of all acquisition mean:PASS
4/11/2009 12:43 PM: Set the result current acquisition mean to: 439.10448280675E-3 at measurement index 7
4/11/2009 12:43 PM: Set the result current acquisition mean to: 439.10448280675E-3 at measurement index 7
4/11/2009 12:43 PM: Set the result current acquisition mean to: 172.87696355333E-12 at measurement index 8
4/11/2009 12:43 PM: Test execution completed
    
```

TekExpress™ Automated Testing



# USB 3.0 Receiver Testing Overview

- A jitter tolerance test is required for certification, though debug and characterization capabilities are needed to ensure that receivers will work in real world conditions
  - Send specific test data patterns to the device-under-test (DUT) through a known channel (fixtures and cables)
  - Add a specific “recipe” of stresses and de-emphasis
  - Command the DUT into loopback mode
  - Return “echoed” data to a BERT
  - Detected errors are inferred to be a result of bad DUT receiver decisions



# USB3.0 Normative Receiver Test

- External BERT detect using “Scope Error Detect” or Protocol analyzer
  - required for compliance test
- Using ‘built-in Loopback BERT’ feature
  - optional
- Impairment CP0 Scrambled D0.0
- Transmit the BDAT total  $3 \times 10^{10}$  bits
- De-Emphasis Level is set to  $-3\text{dB}$
- Voltage Level is set to  $145\text{mV}_{(\text{Ex. Device})}$
- SSC on
- Requires HW Reference Cable and Test Channel for TP1 test
- …or TP1’ with Receive Path Channel Emulation

Source: USB 3.0 Specification






Figure 6-18. Rx Tolerance Setup

Frequency	SJ	RJ
500kHz	400ps	2.42ps
1MHz	200ps	2.42ps
2MHz	100ps	2.42ps
4.9MHz	40ps	2.42ps
50MHz	40ps	2.42ps
10MHz	40ps	2.42ps
20MHz	40ps	2.42ps
33MHz	40ps	2.42ps
50MHz	40ps	2.42ps



# Generic USB 3.0 RX Test Configuration



# Entering to Loopback for Receiver Test


- Bit lock/Symbol lock/Rx equalization training using TSEQ/TS1/TS2
- Transmit 200 Polling.LFPS (2ms)
- Transmit 65536 TSEQ.
- Transmit 256 TS1.
- Transmit 256 TS2 with loopback bit set.

**Table 6-3. TS1 Ordered Set**

Symbol Number	Encoded Values	Description
0-3	K28.5	COM (Comma)
4	D0.0	Reserved for future use
5	See Table 6-5	Link Functionality
6-15	D10.2	TS1 Identifier

**Table 6-4. TS2 Ordered Set**

Symbol Number	Encoded Values	Description
0-3	K28.5	COM (Comma)
4	D0.0	Reserved
5	See Table 6-5	Link Functionality
6-15	D5.2	TS2 Identifier



Note: Transition conditions are illustrative only. Not all of the transition conditions are listed.

U-050

**Figure 7-16. Polling Substate Machine**

**Table 6-5. Link Configuration Field**

Bit	TS1 Symbol 5	Description
Bit 0	0 = Normal Training 1 = Reset	Reset is set by the Host only in order to reset the device.
Bit 1	Set to 0	Reserved for future use.
Bit 2	0 = Loopback de-asserted 1 = Loopback asserted	When set, the receiving component enters digital loopback.
Bit 3	0 = Disable Scrambling de-asserted 1 = Disable Scrambling asserted	When set, the receiving component disables scrambling.
Bit 4:7	Set to 0	Reserved for future use.

# Two Solutions for USB 3.0 Receiver Testing


## *BERTScope BSA85C and AWG7122C*

- **Tektronix has the right solution to meet your needs**
  - Both provide fully automated Receiver Compliance and Jitter Tolerance Testing
  - Both offer advanced impairments to debug problems caused by SSC or other anomalies
  - Both support a wide range of HSS Standards
  - Both support asynchronous clocking (SKP order set rejection)
- **BERTScope**
  - Performance that you need up to 26Gb/s for next generations standards including DisplayPort 1.2, SATA/SAS, 10G KR, PCI Express 3.0
  - Impairments can be changed on the fly to see the effect of increasing or reducing jitter
  - Debug and analysis tools enable quick identification of RX errors
  - True BER measurements
- **Arbitrary Waveform Generator**
  - Common platform for MIPI, HDMI, USB 3.0, and SATA
  - Only solution available that provides a common setup between transmitter and receiver testing without the need of RF switches and additional setup complexity
  - Easily apply sparameter models to verify designs under different channel conditions without the need of physical ISI channels
  - Generate SJ > 1Ghz to debug elusive problems caused by other system clocks

# Complete USB 3.0 Receiver Solution

*AWG7000 Arbitrary Waveform Generators with SerialXpress®*

- No tradeoffs between any signal impairments
- Simulate any length of ISI channel
  - No need to wait for USB hardware compliance channels
- Model real-world complexities of SSC profiles to avoid system interoperability issues
- Minimize time needed for re-cabling
- Improved repeatability and portability of Receiver test configurations with setup files






# Scope Error Detector Demo



# Receiver Test Setup (with HW Channel Emulation)

- USB-IF 'Compliance Channel'
- Device :3m cable, 8" cable /Host : 3m cable
- All Signal Impairments generated by the AWG
- Common configuration for Receiver and Transmitter Testing
- Transmit 200 Polling.LFPS (2ms)
- Transmit 65536 TSEQ.
- Transmit 256 TS1.
- Transmit 256 TS2 with loopback bit set.
- BRST
- BDAT test pattern-Scrambled D0.0
- No need for external error detectors
  - Oscilloscope performs bit or symbol error detection



USB3\_Rx Configuration with AWG

# Automation Jitter Tolerance with Tekexpress

- AWG7KC force BDATA(Bert DATA) to DUT Rx in Loopback BERT
- DSA70K acquires BCNT(BERT ERROR COUNT) from DUT Tx
- Scope ERRDT decode the BCNT
- Tekexpress control AWG & DSA and automate all Rx Jitter Tolerance
- Generate report








Figure 1: Setup for SW Channel Emulation



# BERTScope USB 3.0 RX Test Configuration




- USB Switch
  - creates the low-frequency periodic signaling (LFPS) required to initiate Loopback-mode
- DPP125B/C
  - De-emphasis Processor
- CR125A
  - Clock Recovery
- BSA85C
  - BERTScope

# Super Speed Rx compliance RX testing using BERTSCOPE


- USB-IF 'Compliance Channel
- Jitter tolerance testing using BERTSCOPE
- Auto Calibration & measurement Tools
- Powerful Jitter insertion function for Developers.

BERTScope A & B DUT "Device"

Cabling Diagram



USB3\_Rx Calibration Configuration with BERTScope






USB3\_Rx Testing Configuration with BERTScope



# Super Speed Rx compliance Automation S/W-BSAUSBSFT

- BERTSCOPE generates USB3 RX testing pattern
- CR Unit recover Receiver Clock
- BERTSCOPE Detector count error No.
- Template testing Application record result
- Automation S/W execute Report



# Resources

- Access to Specifications
  - Rev 1.0, <http://www.usb.org/developers/docs/>
- Tektronix USB Electrical PHY Tools
  - [www.tektronix.com/usb](http://www.tektronix.com/usb)
  - [www.tektronix.com/software](http://www.tektronix.com/software)

USB

USB (Universal Serial Bus) enables peripheral devices such as portable disk drives, printers, and digital cameras to easily connect to a PC. Wireless USB adds the capability to seamlessly connect these devices without cabling. The theoretical maximum data rate of USB 2.0 and wireless USB is 480 Mb/s and USB 3.0 will operate at 5 Gb/s.

**WEBINARS**

- Testing of High Speed Serial Designs  
This tutorial will be helpful to all design engineers that are working with high-speed serial designs such as SATA, PCI-Express, FB-DIMM, and HDMI. This presentation will take you through connectivity and receiver testing as well as the signal-analysis requirements for your high speed serial designs.  
[View All](#)

**APPLICATION NOTES**

- USB Technology Fact Sheet  
This fact sheet describes the key elements of USB and the Tektronix solution.
- Understanding and Performing USB 2.0 Testing  
This application note focuses on understanding and performing USB 2.0 physical layer measurements and electrical compliance testing (electrical and high speed tests) and will include a discussion of the instruments required for each test.
- The Basics of Serial Data Compliance and Validation Measurements  
This primer is designed to help you understand the common aspects of serial data transmission and to explain the analog and digital measurement requirements that apply to these emerging serial technologies.  
[View All](#)

**RECOMMENDED TEST EQUIPMENT**

- USB 2.0 Testing
- USB 3.0 Testing

**USB SUPPORT**

- USB-Implementers Forum
- USB 2.0/3.0 Specifications
- USB 3.0 Test Procedures
- USB 3.0 Test Procedures
- Logic Analyzer Support
- Frequently Asked Questions
- Serial Data Applications





**Tektronix®**