MIPI Physical Layer Test Solutions D-PHY and M-PHY



Jong Bum, Kim Application Engineer



Agenda

- MIPI® Technologies
- MIPI D-PHY Test Solutions
 - D-PHY Tx
 - D-PHY Rx
- MIPI M-PHY Test Solutions
 - M-PHY Tx
 - M-PHY Rx
- Summary, Q&A





What is MIPI and Why MIPI? Drivers for Mobile Technologies

Feature set growing rapidly

- HD-Cameras, HD Displays, Touch screen, USB, etc
- Mobile-TV, WiMax/ 3G, WLAN, GSM/ GPRS, GPS, FM, etc.
- Numerous "new specialized parts" &suppliers
- Bandwidths growing
 - Need faster internal interconnect
- Rising integration Time and Costs
 - Need faster Time-To-Market
 - Need simplified system integration
 - Need "general-purpose" interfaces (like MIPI) to integrate diverse devices quickly


Mobile Convergence


- Communication, computing, and consumer applications in one mobile device





MIPI Technologies Overview






Neither UniPro v1.6 nor CSI-3 v1.1 have been officially released yet.

source: www.mipi.org

Tektronix[®]

MIPI M-Phy, Protocol, Application Stackup with Combined Standards



Neither UniPro v1.6 Nor UFS v2.0 have been officially released yet.

source: www.mipi.org

Tektronix[®]

Tek Strategic Involvement with MIPI Alliance & UNH-IOL

- Tektronix is a **Contributor Member** of the MIPI Alliance
- Tektronix is actively-participating in several MIPI Working Groups
- Tektronix has a close working relationship with UNH-IOL.
- Combined Tek Press-Release with UNH & MIPI Alliance in Sept-2010:
 - <u>http://www2.tek.com/cmswpt/prdetails.lotr%3Fct%3DPR%26cs%3DNews%2BRel</u>
 <u>ease%26ci%3D17639%26lc%3DEN&urlhash=HZu6</u>
- "......Tektronix is spurring the adoption of D-PHY and M-PHY specifications. Tektronix is aiding the adoption of the new M-PHY interface by giving designers the testing tools they need to ensure signal integrity and verify performance of increasingly complex designs."

– Joel Huloux, Chairman of the MIPI Alliance.


- "Tektronix has been supportive of UNH-IOL's collaborative efforts.....,"
 - Andy Baldman, Senior technical staff, R&D, UNH-IOL.



MIPI Display Serial Interface-DSI

What is MIPI DSI?


- DSI is the specification for Processor-to-Display interconnect



MIPI Camera Serial Interface CSI-2

What is MIPI CSI?

- CSI is the specification for Processor-to-Camera interconnect





MIPI D-PHY Functionality

- PHY standard for interfacing Camera (CSI) & Display (DSI)
- Synchronous connection between Master and Slave
- D-PHY Configuration
 - One clock signal
 - One or more data signals (Maximum 4-Lanes)
- Two modes of transmission


	High-Speed (HS) mode		Low-Power (LP) mode
• [Data Rate : 80 Mbps – 1.5 Gbps Typically at ~500 Mbps	•	Data Rate : Up to 10 Mbps
• E	Bus Termination : 50 ohms	•	Bus Termination : Hi-Z
• 5	Signal : 360mV (Max: V _{оннs})	•	Signal : 1.2V CMOS Level,
	Differential		Single ended
• F	For fast-data traffic	•	For control purposes

- Modes are mixed during the operation
 - Transitions from LP to HS and back to LP on the fly




MIPI D-PHY Lane States and Line Levels

- Lane States
 - Low-Power Lane states : LP-00, LP-01, LP-10, LP-11
 - High Speed Lane states : HS-0, HS-1
- Line Levels (Typical)
 - LP High Level : 0~1.2V
 - HS Common mode Voltage : 200mV
 - HS Differential Voltage 200mV




Tektronix[®]

MIPI D-PHY Configuration



D-PHY Tx : Opt.D-PHYTX Conformance Test Solution

- Opt.D-PHYTX : D-PHY Automated Solution
 - TekExpress option for Fully-Automated testing
 - Provides Conformance and Characterization Testing
 - Based on Latest D-PHY Base Spec $\underline{v1.1}$ and UNH's Conformance Test Suite $\underline{v1.0}$.
 - Runs on 7K/C and 70K/B/C scopes
 - Opt.TEKEXP is Pre-Requisite
- Differentiation
 - <u>**Un-parallel</u>** Automation (Auto-Cursors)</u>
 - 100% Widest Test Coverage
 - Conformance to <u>Latest</u> CTS (v1.0)
 - Based on Latest Base spec (v1.1)
 - Fully-Automated for Multi-lane DUTs
 - Fully-Automated Temperature Chamber
- Value proposition
 - Custom-limits/ Limits-Editing
 - Test Reports with Pass/Fail summary, margins, & "Zoom-in" Waveform Captures
 - Tek 3.5GHz scope is the minimal configuration for accurate testing
 - D-PHY extension spec (1.5G) ready







D-PHY Tx Test Items

Group 4	Clock Lane HS-TX Signaling
1.4.1	Clock Lane HS Entry: TLPX Value
1.4.2	Clock Lane HS Entry: TCLK-PREPARE Value
1.4.3	Clock Lane HS Entry: TCLK-PREPARE + TZERO Value
1.4.4	Clock Lane HS-TX Differential Voltages (VOD(0), VOD(1))
1.4.5	Clock Lane HS-TX Differential Voltage Mismatch (ΔVOD)
1.4.6	Clock Lane HS-TX Single Ended Output High Voltages (VOHHS(DP).VOHHS(DN))
1.4.7	Clock Lane HS-TX Common-Mode Voltages (VCMTX(1),VCMTX(0))
1.4.8	Clock Lane HS-TX Common-Mode Voltage Mismatch (ΔVCMTX(1,0))
1.4.9	Clock Lane HS-TX Dynamic Common-Level Variations Between 50-450 MHz (ΔVCMTX(LF))
1.4.10	Clock Lane HS-TX Dynamic Common-Level Variations Above 450 MHz (ΔVCMTX(HF))
1.4.11	Clock Lane HS-TX 20%-80% Rise time (tR)
1.4.12	Clock Lane HS-TX 80%-20% Fall time (tR)
1.4.13	Clock Lane HS Exit: TCLK-TRAIL Value
1.4.14	Clock Lane HS Exit: 30%-80% Post-EoT Rise Time (TREOT) Value
1.4.15	Clock Lane HS Exit: TEOT Value
1.4.16	Clock Lane HS Exit: THS-EXIT Value
1.4.17	Clock Lane HS Clock Instantaneous (UIINST)

Group 5	HS-TX Clock-to-Data Lane Timing
1.5.1	HS Entry TCLK-PREValue
1.5.2	HS Exit TCLK-POST Value
1.5.3	HS Clock Rising Edge Alignment to First Payload Bit
1.5.4	Data-to-Clock Skew (TSKEW (TX))

Group 1	Data Lane LP-TX Signaling	Group 3	Data Lane HS-TX Signaling		
1.1.1	Data Lane LP-TX Thevenin Output High Level Voltage	1.3.1	Data Lane HS Entry: Data Lane TLPX Value		
	(VOH)	1.3.2	Data Lane HS Entry: THS-PREPARE Value		
1.1.2	Data Lane LP-TX Thevenin Output Low Level Voltage (VOL)	1.3.3	Data Lane HS Entry: THS-PREPARE + THS-ZERO Value		
1.1.3	Data Lane Rise Time	1.3.4	Data Lane HS-TX Differential Voltages (VOD(0),		
1.1.4	Data Lane Fall Time		VOD(1))		
1.1.5	Data Lane LP-TX Slew Rate vs. CLOAD (δV/δtSR)	1.3.5	Data Lane HS-TX Differential Voltage Mismatch (∆VOD)		
1.1.6	Data Lane LP-TX Pulse Width of Exclusive-OR Clock (TLP-PULSE-TX)	1.3.6	Data Lane HS-TX Single Ended Output High Voltages (VOHHS(DP).VOHHS(DN))		
1.1.7	Data Lane LP-TX Period of Exclusive-OR Clock (TLP-PER-TX)	1.3.7	Data Lane HS-TX Common-Mode Voltages (VCMTX(1),VCMTX(0))		
Group 2	Clock Lane LP-TX Signaling	1.3.8	Data Lane HS-TX Common-Mode Voltage Mismatch		
1.2.1	Clock Lane LP-TX Thevenin Output High Level Voltage		(ΔVCMTX(1,0))		
	(VOH)	1.3.9	Data Lane HS-TX Dynamic Common-Level Variations Between 50-450 MHz (ΔVCMTX(LF))		
1.2.2	Clock Lane LP-TX Thevenin Output Low Level Voltage (VOL)	1.3.10	Data Lane HS-TX Dynamic Common-Level Variations Above 450 MHz (ΔVCMTX(HF))		
1.2.3	Clock Lane Rise Time				
1.2.4	Clock Lane Fall Time	1.3.11	Data Lane HS-TX 20%-80% Rise time (tR)		
1.2.5	Clock Lane LP-TX Slew Rate vs. CLOAD (8V/8tSR)	1.3.12	Data Lane HS-TX 80%-20% Fall time (tR)		
1.2.0	order carlo ci involori nato vo. Ocono (oviolori)	1.3.13	Data Lane HS Exit: THS-TRAIL Value		
		1.3.14	Data Lane HS Evit: 30%-90% Post-EoT Rise Time		





Probes connection for Data/CLK Lanes


1.3.10	Data Lane HS-TX Dynamic Common-Level Variations Above 450 MHz (ΔVCMTX(HF))
1.3.11	Data Lane HS-TX 20%-80% Rise time (tR)
1.3.12	Data Lane HS-TX 80%-20% Fall time (tR)
1.3.13	Data Lane HS Exit: THS-TRAIL Value
1.3.14	Data Lane HS Exit: 30%-80% Post-EoT Rise Time (TREOT) Value
1.3.15	Data Lane HS Exit: TEOT Value
1.3.16	Data Lane HS Exit: THS-EXIT Value
Group 6	
1.6.1	INIT: LP-TX Initialization Period (TINIT, MASTER)
1.6.2	ULPS Entry: Verification of Clock Lane LP-TX ULPS support
1.6.3	ULPS Exit: Transmitted TWAKEUP Interval
1.6.4	BTA: TX-Side TTA-GO Interval Value
1.6.5	BTA: RX-Side TTA-SURE Interval Value
1.6.6	BTA: RX-Side TTA-GET Interval Value



D-PHY Tx : Recommended Test Setup


www.tek.com/MIPI

- Scope
 - DPO7354 or DPO/DSA/MSO70404/B/C or higher for rise time accuracies
- Probes
 - For 7Ks: 4x TAPxx/ P6245/ P6249, or 4x TDP3500 (clock is non-continuous), or 3x TDP3500 (clock is continuous).
 - For 70Ks: 4xP7240, or 4xP73xx (clock is non-continuous), or 3xP73xx (clock is continuous).
- Scope Software
 - Opt.D-PHYTX on TEKEXP for Conformance Test
- Fixtures
 - As MIPI is a chip-to-chip interface, most DUT setups are LIVE with Master-Slave/ Receiver-end connected.
 - For live-setups: No Fixtures required.
 - For non-live setups:
 - No standard fixture is defined.
 - We recommend following UNH-IOL Termination boards: www.iol.unh.edu/services/testing/mipi/MIPI Test Fixture Order Form.doc



P7380 probe used with a probe-tip **Tektronix**®

Stimulus Setup





Stimulus

- Protocol Testing Stimulating buses with known good data packets or packets with intentional errors tests the system's adherence to a specified protocol
- Infrequent Events System bugs that only appear when infrequent events occur can be quickly reproduced with a pattern generator by repeatedly stimulating the system with the key external event
- Automated Test Production line test setups can utilize the PG3A as a general purpose digital I/O source with a large number of channels



P332 MIPI D-PHY Probe for PG3A

Key Features

- MIPI D-PHY Probe for use with PG3AMOD and PG3ACAB
- Generate CSI2 and DSI data over D-PHY
- 4-Data Lanes and 1-Clock lane
- 1.5Gbps / Lane data rate
- SMA outputs for each lane
- LP and HS Voltage and Timing adjustable on a each lane separately









D-PHY Rx : Test Solution Overview 100% Test Coverage

Group 1 LP - RX voltage and timing requirements					
Test	Title	Page	Equipment		
2.1.1	LP - RX Logic 1 input Votage (V _{IN})	108	PG		
2.1.2	LP - RX Logic 0 Input Voltage, non-ULP State (VL)	110	PG		
2.1.3	LP - RX Logic 0 input Votage, ULP State (V _{L-LPR})	112	PG		
2.1.4	LP - RX Minimum Pulse Width Response (T _{INNX})	113	PG		
2.1.5	LP - RX Input Hysteresis (Tevas)	114	PG		
2.1.6	LP - RX Input Pulse Rejection (6,*xa)	116	PG + AWG + DC Power Supply		
2.1.7	LP - RX interference Tolerance $(V_{\alpha\tau} \text{ and } f_{\alpha\tau})$	120	PG + AWG		
2.1.8	LP - CD Logic Contention Thresholds $(V_{\text{HCD}} \text{ ans } V_{\text{LCD}})$	122	PG + AWG		

Group 2 LP - RX Behavioral Requirements

Test	Title	Page	Equip
2.2.1	LP - RX Initialization Reriod (T _{NR})	125	PG
2.2.2	ULPS Exit: LP - RX T _{maxin} , Timer Value	126	PG
2.2.3	Clock Lane LP - RX Invalid/Aborted ULPS Entry	127	PG
2.2.4	Data Lane LP - RX Invalid/Aboted Escape Mode Entry	128	PG
2.2.5	Data Lane LP - RX Invalid/Aboted Escape Mode Command	130	PG
2.2.6	Data Lane LP - RX Escape Mode Invalid Exit (Informative)	132	PG
2.2.7	Data Lane LP - RX Escape Mode, ignoring Post Trigger-Command Extra Bits	134	PG
2.2.8	Data Lane LP - RX Escape Mode Unsopported/Unassigned Commands	136	PG

Group	Group 3: HS - RX Voltage and Setup/Hold Requirements						
Test	Title	Page	Equipment				
2.3.1	HS - RX Common Mode Voltage Tolerance (V _{curropc})	139	PG				
2.3.2	HS-DX Differential Input High Threshold (Vork)	141	PG				
2.3.3	H8-DX Differential Input Low Threshold (Van)	143	PG				
2.3.4	HS - RX Single-Ended Input High Votage (V HHS)	144	PG				
2.3.5	HS - RX Single-Ended input Low Voltage (VL+a)	146	PG				
2.3.6	HB - RX Common Mode Interference S0MHz - 450MHz (deta VCMRX(LF))	148	PG + AWG				
2.3.7	HS - RX Common Mode Interference Beyond 450MHz (delts \CMRX(HF))	150	PG + AWG				
2.3.8	H8 - RX SetupHold and Jiter Tolerance	151	PG + AWG				
Group 4: HS - RX Timer Requirements							
Test No.	Title	Page	Equipment				

Test No.	Title	Page	Equipment
2.4.1	Data Lane HS- RX Terranen Value	156	PG
2.4.2	Data Lane HS - RX T _{K3+K3ALAS} + T _{K3-GARD} Tolerance	158	PG
2.4.3	Data Lane HS- RX T _{KI-IIIII} Value	160	PG
2.4.4	Data Lane HS - RX T _{KE-RAL} Tolerance	162	PG
2.4.5	Data Lane HS - RX T _{HINK} Value	164	PG
2.4.6	Clock Lane H8 - RX T _{CLKMRMAN} Value	166	PG
2.4.7	Clock Lane H8 - RX T _{CLOREAGE} + T _{CLOBED} Tolerance	167	PG
2.4.8	Clock Lane H8 - RX T _{externa} Value	169	PG
2.4.9	Clock Lane H8 - RX T _{ELKMAL} Tolerance	171	PG
2.4.10	Clock Lane H8 - RX T _{CUMMB8} Value	173	PG
2.4.11	Clock Lane H8 - RX T _{CLK+K8} + T _{CLK+CB1} Tolerance	175	PG




D-PHY Rx : Test Solution Overview

Manual/ Workaround Setup based on PG with PGRemote Software

Simple, Quick, Easy and Re-usable

- 100% Coverage to Rx CTS
 - Meets all the requirements in UNH-IOL CTS document (v1.0)
- Quick and Easy setup
 - No complex VXI system, just stand alone instruments, and a probe.
- Cost effective solution
 - 70% Lower list price vs Competition
- Re-usable for Protocol tests
 - PG3A is the Only 4 channel solution for CSI &DSI test

- PG3A Pattern Generator
 - Controls clock and signaling to establish link with DUT
 - Adjusts voltage levels, packet type, etc to stress test receiver
- AWG7082C with Coupler
 - Adds jitter and interference to the D-PHY signals
 - Needed only for 6 out of 35 total Rx tests.




PGRemote

- Push Button User interface to generate CSI2 or DSI vectors and probe control
- Adjust frequency, voltage and delay in HS and LP modes
- Adjust D-PHY state timing parameters
- Adjust frame timing and generate looping video
- Enter and exit Low power states
- Create custom commands, Macros and assign them to buttons
- Save restore a configuration
- Ability to use P332 as a generic high-speed serial probe
- The PG can be operated in several modes
 - Pushbutton Mode using the PGRemote software
 - Macro Mode using the PGRemote software
 - Scripting
 - Full remote control mode




PGRemote

Push Button Interface to generate CSI2 / DSI Vectors



CSI2/DSI Protocol validation

Solution Overview



D-PHY Preprocessor

Tektronix[®]


D-PHY Preprocessor

- Support 1.5Gbps per lane
- Support for up to 4 Lanes of D-PHY data
- Color coded solder down probes for easy identification
- Support CSI2/DSI Protocols
- Advanced Packet Level Triggering
- Real Time Filtering
- Lane activity and Error Status
- Simultaneous Low Power and High Speed Data Acquisition
- 8x improvement in TLA Memory usage
- Image Export
- Compatible with both TLA6k and TLA7k

Preserve your investment with the ONLY 4 lane, 1.5Gbps protocol solution in the market.




D-PHY Preprocessor control UI






D-PHY Decode

- Supports from 1 to 4 lanes of D-PHY data
- Decode and Display
 - All LP and HS state transitions
 - LP commands and data
 - LP and HS Data in Byte Format
 - All types of Short and Long packets
 - DCS Command decode
- Supports different RGB and YUV Schemes
- Supports ECC and Checksum verification.
- selectively view the decoded information at different levels of hierarchy
- Packets extracted & stored for further analysis










System Configuration

Protocol Decode	Stimulus
 Option - 1 DPHYPRE (1ea) P6982 (2ea) TLA6K or TLA7ACx (1ea) TLA7012/TLA7016 (1ea) For use with TLA7ACx 	 Option - 1 PG3AMOD (1ea) P332 (1ea) PGRemoteSW (1ea) TLA7012/TLA7016 (1ea) For use with PG3AMOD
 Option - 2 DPHYPRE (1ea) P6980 (1ea) TLA7BBx (1ea) TLA7012/TLA7016 (1ea) For use with TLA7BBx 	 Option - 2 PG3ACAB (1ea) P332 (1ea) PGRemoteSW (1ea)



MIPI Solutions and Techniques


- Oscilloscope
 - Signal Integrity
 - D-PHY Physical Layer Test
- Logic Analyzer (LA)
 - Validation and debug of the MIPI Protocol
- Pattern Generator (PG)
 - MIPI Signal Generation
 - Stimulating Driver ICs, Devices and Processors
- Oscilloscope, Logic Analyzer
 - and Pattern Generator
 - System level Validation & Debug
 - Testing fully integrated mobile handset platforms





What is M-PHY ?

- M-PHY is a Common Electrical Spec for
 - DigRFv4, UniPro, LLI, HSI, CSI-3 and DSI-2 protocols of the MIPI Alliance.
 - SSIC (Super Speed Inter Connect) protocol of USB-IF.
 - UFS (Universal Flash Storage) protocol of JEDEC.
 - MPCIe PCIe protocol on M-PHY
 - Supports high data rates at Minimal power, Cost & I/O redesign
 - For High Definition Video capture/ transmission in a mobile phone, etc.




Application	Architecture
DigRF v4	DigRF
CSI-3	UNIPRO
DSI-2	UNIPRO
UFS Memory	UNIPRO
SuperSpeed USB	SSIC
DDR Memory	LLI
PCI Express	MPCle



MIPI M-PHY Configuration

- M-PHY Operates as
 - Link : is made up of two SUBLINKs
 - Sub-link : Containing one or more LANEs
 - Lane : Consists of an M-PHY transmit MODULE (M-TX), an M-PHY receiver MODULE (M-RX), and a LINE
 - : unidirectional point-to-point differential serial connection between PINs
 - Line : the point-to-point interconnect between the M-TX and M-RX






M-PHY Signal Characteristics

M-PHY Signal Characteristics									
Signaling mode	Data-rates		Amplitudes		Impedance				
	Gears	A (Gbps)	B (Gbps)	Large	Small	Resistive Terminated	Non-Terminated		
High Speed	G1	1.25	1.45						
(HS)	G2	2.5	2.91			100 ohms	-		
	G3	5	5.83						
	Gears	Min (Mb/s)	Max (Mb/s)		Terminated: 100-130mV, Non- Terminated: 200-260mV	100 ohms	10k ohms		
	G0	0.01	3	Terminated: 160-240mV, Non- Terminated: 320-480mV					
	G1	3	9						
	G2	6	18						
PWM (ie. TYPE-I)	G3	12	36						
, , , , , , , , , , , , , , , , , , ,	G4	24	72						
	G5	48	144						
	G6	96	288						
	G7	192	576						
SYS (ie. TYPE-II)			576 (Mb/s)			100 ohms	10k ohms		



M-PHY Bit Signaling Schemes






M-PHY Tx Testing

Transmitter Testing Oscilloscope

HS Gear	Max Datarates	Oscilloscope Bandwidth					
G1	1.45 Gb/s	5 GHz					
G2	2.9 Gb/s	10 GHz					
G3	5.83 Gb/s	20 GHz					

Probing/Connectivity

- 2 ea. High-Impedance, Low-Capacitive-Load Differential Probes
- 1 ea. M-PHY 100Ohm Terminated-Mode Test Fixture
- 1 ea. M-PHY Unterminated-Mode Test Fixture





M-PHY Tx : Opt.M-PHYTX Automated Solution Beyond Conformance Test, with Seamless-Debug


- Opt.M-PHYTX
 - Single-button Fully-Automated Transmitter Test Solution
 - Provides Conformance Test & Debug Analysis to Base Spec v1.0 & UNH's CTS.
 - Runs on a DPO/DSA70KB/C/D or MSO70K/C scope (6GHz and above)
 - Opt.DJA is pre-requisite. Opt.M-PHY not required. (Based on TekExpress 2.0.)
- Differentiation
 - Seamless Debug on Failures, &User-Defined mode
 - Scope-based PSD Power-Spectral Density tests
 - Most Complete Test coverage.
 - (95% HS all Gears, 74% PWM all Gears).
 - Multi-lane one-time Setup (Diff Acquisition mode)
 - Tek is Industry 1st in M-PHY Test, since Sept, 2010




- Value Proposition
 - For Gear2 M-PHY Tx testing, Tek 8GHz oscilloscope is sufficient. Where as, both competition requires a 12GHz or 13GHz oscilloscope setup.
 - For Gear3 M-PHY Tx testing, Tek 20G oscilloscope is sufficient. Where as, both competition requires a 25GHz oscilloscope setup.




M-PHY Tx: Opt.M-PHYTX Automation Features Oscilloscope based Power Spectral Density(PSD), Eye Diagram









PSD Spectrum using Scope Math


M-PHYTX performs both Time & Frequency Domain Tx Tests.



M-PHY Tx : Opt.M-PHYTX Automation Features Beyond Conformance Test, with Seamless-Debug


Key Feature	Benefit
Single-button Fully-Automated	 Automates ~1000 tests in regression, in different combinations of Gears, Sub-Gears, Terminations, Amplitudes, etc Significantly reduces testing time, and enables you to test devices faster
Seamless Debug	 User-Defined mode allows Pause on a Test while in Automation, and Switch to DPOJET Analysis Tool for Detailed Debug of failures
Highly Optimized Setup	 Performs Power Spectral Density (PSD) Tests using Oscilloscope-integrated Algorithms Uniquely, Does not require an External Spectral Analyzer or Extra Hardware to Perform PSD Measurements
Most Complete Tests coverage	 Automates 95% of High Speed, and 75% of PWM tests All HS Gears including Gear3, and all PWM Gears, and sub-Gears Configure for Large/Small Amplitudes, Termination/Un-termination, etc
Multi-lane one-time Setup	 Connect upto 4-lanes of DUT to 4-channels on an oscilloscope, using differential mode of acquisition.
Single-Printable Test reports	 Provides Single Printable Report, across Different Combinations Provides Pass/Fail Summary Table, along with Margin Details, Optional Waveform Captures, and Eye Diagrams

M-PHY Tx : Opt.M-PHYTX Automation Features





M-PHY Rx Test Automation




- Oscilloscope-based M-PHY BER with AWG as Pattern Source
- HS Gear 8b/10b Error Detect & Pat Gen:
 - Hardware Serial trigger: 1.25
 Gb/s -6.25 Gb/s
 - BER covers PRBS 312Mbs+ data rates
- Testing Guidance in published Methods of Implementation



M-PHY Rx Testing

- Generation of M-PHY test pattern
- Signal input through ISI Compliance Channel
- Calibration
- Error Analysis





M-PHY Rx: Opt.M-PHYRX Automated Solution

- Opt.M-PHYRX
 - Automated Receiver Conformance test
 - Runs on a DPO/DSA70KB/C or MSO70K/C scope
- Differentiation
 - Simply 2-box setup.
 - Scope ErrorDetector ERRDT based
 - Wide HS Rx Tests coverage
- Value proposition
 - Test Reports with Pass/Fail summary, with Bit-Error counts





M-PHY Rx: Opt.M-PHYRX Automation Features

Feature	Benefit				
Automated Testing	 Reduces the complexity of executing receiver tests Reduces testing time Enables you to test devices faster 				
Tests coverage	 Automated test setup has comprehensive coverage of high speed Rx tests, with Pre-created patterns. 				
Simple setup	 Simple Scope+AWG setup for a complete Receiver as well as Transmitter testing of M-PHY. Enables easy and quick setup, saves resource time and costs. No other instrument is needed. 				
Integrated BER	 Leverages Bit-Error-Rate or Error-Counting using Scope-Integrated ERRDT. Scope ERRDT testing supports PRBS 312Mbps & above for all Gears. No external/ extra hardware is required to perform BER testing 				
Signal Validation	• Check the acquired signal for correct Data rate/ Unit-Interval, MARKER0 (both positive and negative disparity), or one complete CRPAT (LLI specific),				
Test reports	 Provides a Pass/Fail summary for all tests. Provides additional details -Signal type, Bit Error, Execution time, etc 				



M-PHY Rx : Opt.M-PHYRX Automation Features

						V TekEx	press M-PHY Rx - (Untitled)*					Options •
							Overall Test Result 🔮 Pass				Pre	ferences 💌
Errors: 0 i	🛛 🎺 TekExp	ress M-PHY Rx - (P	'O-test-VOE)*	Options	• • • • •	Setup	Test Name		 Pass/F. 	Measureme	nt Details	Pattern
					Start		 2.1.1 – Differential Input Volta Tolerance (VDIF-RX) 		💙 Pas	s Gear 1 B Lov		CJTPAT
Rate: 0.00		d				Status	 2.1.1 – Differential Input Volta Tolerance (VDIF-RX) 	e Amplitude	🥝 Pas	Gear 1 B Hig	h Amplitude	CJTPAT
	Setup	UT DUT	 Compliance Mode 			Results	 2.1.2 – Receiver Eye Opening Differential Input Voltage (TEY 	and Accumulate	i 📀 Pas	s Gear 1 B Ave	erage Amplitud	e CJTPAT
		Д	Clobal Cattings Massaramenta			Results	2.1.3 - Common-Mode Input V			Gear 1 B Cor		CJTPAT
	Status	Test Selection	Global Settings Measurements			Reports	(VCM-RX) 2.1.3 – Common-Mode Input V	oltage Tolerance		Gear 1 B Cor	de - Differentia mmon-Mode	CJTPAT
	Status	T	□- HS		Pause .	i	(VCM-RX)		🎯 Pas	s High Amplitu Low	ide - Differentia	4
		3 Configuration	2.1.1 - Differential Input Voltage Ar				 2.1.3 – Common Mode Input V (VCM-RX) 	oltage Tolerance	📀 Pas	Gear 1 B Cor Low Amplitu	nmon-Mode de - Differentia	CJTPAT
	Results	<u> </u>	- 2.1.2 - Receiver Eye Opening and Accumulated Differential Input Voltage (TEYE-RX, V - 2.1.3 - Common-Mode Input Voltage Tolerance (VCHRX) - 21.7 - Receiver Alter Tolerance (TIRK), SIRX, VIII, STIJIRX, STSJIRX			2.1.3 - Common Mode Input Voltage Tolerance (VCM-RX) 2.1.7 - Receiver Jitter Tolerance (TJRX, SJRX, pp. 2.1.7 - Receiver Jitter Tolerance (TJRX, SJRX, pp. 2			High			
		Preferences			R.							
	Reports					[RJRX, STTJRX, STSJRX)			MHZ		
						 2.1.7 – Receiver Jitter Tolerance (TJRX, SJRX, RJRX, STTJRX, STSJRX) 			Gear 1 B LTJ - Frequency 10 CJTPAT MHz			
i			< III	•		-	 2.1.7 – Receiver Jitter Tolerar RJRX, STTJRX, STSJRX) 	ce (TJRX, SJRX,	📀 Pas:	Gear 1 B L T. [1/(30 Ub)] M	J - Frequency Hz	CJTPAT
		•	Configure Settings for Gear 1 - A	Data Rate 1248 Mb/s 🔻			 2.1.7 – Receiver Jitter Toleran RJRX, STTJRX, STSJRX) 	ce (TJRX, SJRX,	📀 Pas:			CJTPAT
			Diff Voltage 0.1 V	Common Mode Voltage 0.18 V			hann, arrann, araann,					
				Common Mode Voltage 0.10 V								
			Sinusoidal Jitter LTJ	STJ	Tektronix							
			Amplitude 0.35 UI	Amplitude 0.2 UI	Enabling Innovation		_	TekExpress		_		
			Frequency 1 1 MHz	Frequency 1 1/30 MHz				eceiver Te	est Repo	π		
				V requency r more miliz	DUT ID : DUT00 Date/Time : Aug. 25	2	Device Type Execution Time	M-PHY 31 Min				
			Frequency 2 10 MHz		MOI/CTS/UTD/Spec Overall Compliance	/ersion : Base Spe	ec 1.0					
			Frequency 3 1/30 MHz		Overall Tes	t Result : Fail						
					Scope Model : DSA712 Scope Serial Number: Q100003	48	Scope F/W Version SPC, Factory Calibration	5.3.4 DEVBUILD				
					Probe Model : P731381 Probe Serial Number : 8020871	A	TekExpress Version DPOJET Versio	1.0.0.19				
			25		AWG Model: AWG712	2C	AWG Firmware Version					
			Test Time Duration 25 Sec	conds T	AWG Serial Number: B030222		-					_
Т. (Ц. 1					Test Name		Measurement Details	Pattern	Bit Error	fest Result	Limit	Execution Time
I I I I	ļ						Gear 1 A Low Amplitude	CJTPAT	0	Pass	=0	
50.0 1/1/1	Tektronix	Status Completed.			2.1.1 – Differential Input Voltage		Gear 1 A Average Amplitude - Informative	CJTPAT	0	N.A	=0	
50.0mV/div					Tolerance (VDIF-RX)	1	Gear 1 A High Amplitude	CJTPAT	0	Pass	=0	3 Min
				Run	Samp Differential Input Voltage (TEYE-	RX. VDIF-ACC-RXI	Gear 1 A Average Amplitude Gear 1 A Low Amplitude - Differential	CJTPAT	0	Pass	=0	<1 Min
				4 011 acqs	00.0045		Low Gear 1 A Average Amplitude -	CJTPAT	0	Pass	=0	
				Auto July	02, 2012		Differential Low - Informative Gear 1 A High Amplitude - Differential	CJTPAT	0	N.A	=0	
							Low Gear 1 A Low Amplitude - Differential	CJTPAT CJTPAT	0	Pass Pass	=0 =0	
mata	d Door	nivor litto	r Toloranco To	et as nor CTS or			High Gear 1 A Average Amplitude - Differential High Jafarmative	CJIPAT	0	N A	=0	
matel		sivel Jille	i ioleialice les	st, as per CTS sp	2.1.3 – Common-Mode Input Vol (VCM-RX)	age Tolerance	Differential High - Informative Gear 1 A High Amplitude - Differential	CJTPAT	0	Pass	=0	4 Min
							Gear 1 A Minimum Prepare	CJTPAT	0	Pass	=0	
					2.1.4 – HS-RX Differential Termin (TTERM-ON-HS-RX)	ation Enable Time	Gear 1 A Maximum Prepare	CJTPAT	0	Pass	=0	1 Min
							Gear 1 A Minimum Stall	CJTPAT	0	Pass	=0	
					2.1.5 – HS-RX Differential Termin Time (TTERM-OFF-HS-RX)	ation Disable	Gear 1 A Maximum Stall	CJTPAT	0	Pass	=0	1 Min
					L		Gear 1 A LTJ - Frequency 1	CJTPAT	208	Fail	=0	
					2.1.7 – Receiver Jitter Tolerance		Gear 1 A LTJ - Frequency 2	CJTPAT	224507	Fail	=0	
					RJRX, STTJRX, STSJRX)		Gear 1 A LTJ - Frequency 3	CJTPAT	0	Pass	=0	2 Min
					2.1.8 - Receiver Pulse Width Tol RX)	erance (TPULSE-	Gear 1 A Minimum Pulse Width	CJTPAT	0	Pass	=0	1 Min
							Gear 1 B Low Amplitude	CJTPAT	0	Pass	=0	
					2.1.1 – Differential Input Voltage		Gear 1 B Average Amplitude - Informative	CJTPAT	0	N.A	=0	
							Gear 1 B High Amplitude	CJTPAT	0	Pass	-0	2 Min
					Tolerance (VDIF-RX) 2.1.2 – Receiver Eve Opening an	d Accumulated			, i i		-0	
					Tolerance (VDIF-RX) 2.1.2 – Receiver Eye Opening an Differential Inout Voltace (TEYE-	d Accumulated RX. VDIF-ACC-RXI	Gear 1 B Average Amplitude Gear 1 B Low Amplitude - Differential	CJTPAT	0	Pass	=0	2 Min


M-PHY Tx &Rx Recommended Test Setup (www.Tek.com/MIPI)

- Oscilloscope
 - DPO70604/B/C or above, for HS-Gear1 Only (Tx &Rx).
 - DPO70804/B/C or above, for HS-Gear1&2 Only (Tx &Rx)
 - DPO71254/B/C or above, for All HS-Gears (Tx & Rx)
 - DPO72004/B/C or above, for All HS-Gears (Tx &Rx).
- Probes
 - 2x P75xx with P75LRST for Tx HS All Gears, or 2x P73xxSMA/P73xx for Tx HS up to Gears2.
 - 2x P73xxSMA/P73xx for Tx PWM All Gears.
 - 1x P73xxSMA for Rx.
- Signal Generator for Rx
 - AWG7082C, AWG7102 or above, for HS-Gear1 Only.
 - AWG7122C <u>without</u> Interleave, for HS-Gear1&2 Only.
 - AWG7122C with Interleave (option 06), for All HS-Gears.

Software

- Opt.M-PHYTX Transmitter Automated Solution (Opt.DJA is pre-requisite).
- Opt.M-PHYRX Receiver Automation (Opt.ERRDT is pre-requisite).
- PGY-UPRO Protocol Decode (Opt.ST6G optionally required).
- PGY-LLI Protocol Decode (Opt.ST6G optionally required).
- MPHYVIEW, for DigRFv4 Protocol Decode
- Opt.SR-810B, for 8b-10b Decode
- Optional: Opt.M-PHY Essentials for Customization (Opt.DJA is pre-required).
- Optional: SerialXpress for custom-patterns using AWG

P7380 probe used with a probe-tip





M-PHY Rx Recommended Test Setup - Continued

- Recommended Accessories, for opt.M-PHYRX Receiver Automation setup
 - 2x Matched pair of SMA cables
 - 1x GPIB Cable
 - 2x Rise Time Filter 120 ps (part number 5915-121-120PS from Picosecond) with barrel connectors
- Optional: Accessories for Rx "custom-pattern generation" using SerialXpress, in manual setup
 - 2x Matched pair of SMA cables, , for AWG custom patterns creation
 - 2x Rise Time Filter 120 ps (part number 5915-121-120PS from Picosecond) with barrel connectors
 - 2x BiasTee (part number 5542 from Pico Second), for AWG Interleave Option (for HS-Gear3)
 - 2x TCA-SMA Connectors, for AWG custom patterns creation
 - Option 01 Memory expansion to 64 M enabled on AWG
 - Option 08 Fast Sequence Switching enabled on AWG
 - Option 09 Subsequence and Dynamic Jump enabled on AWG.





Thank you





