Instruction Manual

Tektronix

92DM35A 88100 Microprocessor Support 070-8311-00

This document supports software release 2, version 1.50 and above.

Warning

The servicing instructions are for use by qualified personnel only. To avoid personal injury, do not perform any servicing unless you are qualified to do so. Refer to the Safety Summary prior to performing service.

Please check for change information at the rear of this manual.

First Edition: February 1991 Last Revised: March 1993 Copyright © Tektronix, Inc. 1991. All rights reserved. Licensed software products are owned by Tektronix or its suppliers and are protected by United States copyright laws and international treaty provisions.

Use, duplication, or disclosure by the Government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013, or subparagraphs (c)(1) and (2) of the Commercial Computer Software – Restricted Rights clause at FAR 52.227-19, as applicable.

Tektronix products are covered by U.S. and foreign patents, issued and pending. Information in this publication supercedes that in all previously published material. Specifications and price change privileges reserved.

Printed in the U.S.A.

Tektronix, Inc., P.O. Box 1000, Wilsonville, OR 97070-1000

TEKTRONIX and TEK are registered trademarks of Tektronix, Inc.

WARRANTY

Tektronix warrants that this product will be free from defects in materials and workmanship for a period of three (3) months from the date of shipment and that the cathode-ray tubes (CRTs) in such products will be free from defects in materials and workmanship for an additional period of nine (9) months. If any such product proves defective during the initial three-month period, Tektronix, at its option, either will repair the defective product without charge for parts and labor, or will provide a replacement in exchange for the defective product. If, during the succeeding nine-month period, the CRT proves defective, Tektronix will replace the defective CRT without charge for parts and labor.

In order to obtain service under this warranty, Customer must notify Tektronix of the defect before the expiration of the respective warranty period and make suitable arrangements for the performance of service. Tektronix will provide such service at Customer's site without charge during the warranty period, if the service is performed within the normal on-site service area. Tektronix will provide on-site service outside the normal on-site service area only upon prior agreement and subject to payment of all travel expenses by Customer. When or where on-site service is not available, Customer shall be responsible for packaging and shipping the defective product to the service center designated by Tektronix, with shipping charges prepaid. Tektronix shall pay for the return of the product to Customer if the shipment is to a location within the country in which the Tektronix service center is located. Customer shall be responsible for paying all shipping charges, duties, taxes, and any other charges for products returned to any other locations.

This warranty shall not apply to any defect, failure or damage caused by improper use or improper or inadequate maintenance and care. Tektronix shall not be obligated to furnish service under this warranty a) to repair damage resulting from attempts by personnel other than Tektronix representatives to install, repair or service the product; b) to repair damage resulting from improper use or connection to incompatible equipment; or c) to service a product that has been modified or integrated with other products when the effect of such modification or integration increases the time or difficulty of servicing the product.

THIS WARRANTY IS GIVEN BY TEKTRONIX WITH RESPECT TO THIS PRODUCT IN LIEU OF ANY OTHER WARRANTIES, EXPRESSED OR IMPLIED. TEKTRONIX AND ITS VENDORS DISCLAIM ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. TEKTRONIX' RESPONSIBILITY TO REPAIR OR REPLACE DEFECTIVE PRODUCTS IS THE SOLE AND EXCLUSIVE REMEDY PROVIDED TO THE CUSTOMER FOR BREACH OF THIS WARRANTY. TEKTRONIX AND ITS VENDORS WILL NOT BE LIABLE FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES IRRESPECTIVE OF WHETHER TEKTRONIX OR THE VENDOR HAS ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.

WARRANTY

Tektronix warrants that this software product will conform to the specifications in the documentation provided with the product, when used properly in the specified operating environment, for a period of three (3) months. The warranty period begins on the date of shipment, except that if the program is installed by Tektronix, the warranty period begins on the date of installation or one month after the date of shipment, whichever is earlier. If this software product does not conform as warranted, Tektronix will provide remedial services as described in the documentation provided with the product. Tektronix does not warrant that the functions contained in this software product will meet Customer's requirements or that operation of the programs will be uninterrupted or error-free or that all errors will be corrected.

In order to obtain service under this warranty, Customer must notify Tektronix of the defect before the expiration of the warranty period and make suitable arrangements for such service in accordance with the instructions received from Tektronix. If Tektronix is unable, within a reasonable time after receipt of such notice, to provide remedial services, Customer may terminate the license for this software product and return this software product and any associated materials to Tektronix for credit or refund.

This warranty shall not apply to any software product that has been modified or altered by Customer. Tektronix shall not be obligated to furnish service under this warranty with respect to any software product a) that is used in an operating environment other than that specified or in a manner inconsistent with the User Manual and documentation or b) when the software product has been integrated with other software if the result of such integration increases the time or difficulty of analyzing or servicing the software product or the problems ascribed to the software product.

THIS WARRANTY IS GIVEN BY TEKTRONIX WITH RESPECT TO THE LISTED PRODUCT IN LIEU OF ANY OTHER WARRANTIES, EXPRESSED OR IMPLIED. TEKTRONIX AND ITS VENDORS DISCLAIM ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. TEKTRONIX' RESPONSIBILITY TO PROVIDE REMEDIAL SERVICE WHEN SPECIFIED, REPLACE DEFECTIVE MEDIA, OR REFUND CUSTOMER'S PAYMENT IS THE SOLE AND EXCLUSIVE REMEDY PROVIDED TO THE CUSTOMER FOR BREACH OF THIS WARRANTY. TEKTRONIX AND ITS VENDORS WILL NOT BE LIABLE FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES IRRESPECTIVE OF WHETHER TEKTRONIX OR THE VENDOR HAS ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.

TABLE OF CONTENTS

Preface:	A GUIDE TO DAS 9200 DOCUMENTATIONGENERAL SAFETY SUMMARY	•
Section 1:	OVERVIEW	
	BASIC INFORMATION	
	DAS 9200 System Software Compatibility	
	About This Manual	
	Other Necessary Manuals	
	DAS 9200 Configuration	
	DIFFERENCES BETWEEN THE 92A96 AND	
	92A90 MODULES	
	88100 SYSTEM REQUIREMENTS AND RESTRICTIONS	
Section 2:	QUICK START	
	CONFIGURING THE DAS 9200	2
	INSTALLING SOFTWARE	9
	CONFIGURING THE PROBE ADAPTER	9
	CONNECTING THE DAS 9200 TO THE 88100 SYSTEM	
	Placing the Probe Adapter in the 88100 System	
	92A90 Modules Connections	
	Buffer Probe Connections	
	HSMI Connections	
	92A96 Modules Connections	
	Auxiliary Channel Connections	2
	SETTING UP THE DISASSEMBLER	2
	ACQUIRING AND DISPLAYING DATA	2
Section 3:	INSTALLATION AND CONNECTIONS	
	CONFIGURING THE MODULES	ę
	INSTALLING SOFTWARE	٤
	Viewing the Refmem File	
	Setting Up Disassembler Software	•
	Single Module Setup	3
	Multimodule Setup	
	Restoring and Using a Multimodule Setup	4
	Creating Multimodule Setups	9
	What You Can Change During Setup	
	Channel Groups and Assignments	3-
	C 1 1m 11	ე. ვ.
	Copying and Editing Predefined Symbol Tables	
	001007 1007 0	3.
	CONFIGURING THE PROBE ADAPTER	3.
	CONFIGURING THE PRODE ADAPTER	3-

	CONNECTING THE DAS 9200 TO THE 88100 SYSTEM	3
	Placing the Probe Adapter in the SUT	3
	Deskewing 92A90 Modules	3
	Deskewing Modules and Saving the Values to a File	3
	Restoring Deskew Values from a File	3
	92A90 Modules Connections	3
	Buffer Probe Connections	3
	HSMI Connections	3
	92A96 Modules Connections	3
	Auxiliary Channel Connections	3
Section 4:	ACQUIRING AND VIEWING DISASSEMBLED DATA	
	CLOCKING	
	TRIGGERING	
	ACQUIRING DATA	
	DISPLAYING DISASSEMBLED DATA	
	Display Formats	
	Hardware Display Format	
	Software Display Format	
	Control Flow Display Format	4
	Subroutine Display Format	4
	Disassembly Format Definition Overlay	4
	Bus Cycle Types	4
	Byte Ordering and Address Signals, DA0 and DA1	4
	Displaying the C_Addr and D_Addr Groups Symbolically	4
	Moving the Cursor to Suppressed Sequences	4
	Marking Cycles	4
	Manually Overriding Disassembled Instructions	4
	Marking a Data Sample	4
	Searching Through Data	4
	PRINTING DATA	4
Section 5:	HARDWARE ANALYSIS	
	CLOCKING	
	Micro or Custom Clocking	
	External Clocking	
	TRIGGERING	
	ACQUIRING DATA	
	DISPLAYING DATA	
	VIEWING AND SEARCHING THROUGH DATA	
	PRINTING DATA	

Appendix A:	ERROR MESSAGES AND DISASSEMBLY PROBLEMS	
	MODULE ERROR MESSAGES	A-1
	DISASSEMBLER ERROR MESSAGES	A-3
	OTHER DISASSEMBLY PROBLEMS	A-3
	ACQUIRING DATA AT HIGH SPEEDS	A-4
Appendix B:	HOW DATA IS ACQUIRED	
	BUS CYCLE TYPES	B-1
	MICRO OR CUSTOM CLOCKING	B-1 B-1
	Valid Cycles Only	
	All Cycles	B-2
	All Cycles	B-2
	SYNTHESIZED SIGNALS	B-3
Appendix C:	SERVICE INFORMATION	
	SERVICING SAFETY INFORMATION	C-1
	PROBE ADAPTER DESCRIPTION	C-2
	CARE AND MAINTENANCE	C-3
	SPECIFICATIONS	C-3
	REMOVING AND REPLACING SOCKETS	C-11
	ZIF Socket	C-11
	Replaceable Protective Socket	
	REPLACEABLE ELECTRICAL PARTS LIST	C-13
	REPLACEABLE MECHANICAL PARTS LIST	C-15
	WEI DICEADLE MECHANICAL PARTS LIST	C-19

Index

LIST OF FIGURES

Figure 1-1.	How to proceed through this manual	1-3
Figure 1-2.	Overview of the DAS 9200 with 92A90 Modules	
	connected to an 88100 system	1-5
Figure 1-3.	Overview of the DAS 9200 with 92A96 Modules	
	connected to an 88100 system	1-6
Figure 2-1.	Applying slot number labels (92A96 only)	2-2
Figure 2-2.	Location of J1380 on the probe adapter	2-3
Figure 2-3.	Placing the probe adapter in the 88100 system	2-5
Figure 2-4.	Buffer probe connections	2-6
Figure 2-5.	HSMI connections	2-7
Figure 2-6.	Keying of the connectors for the probe ID/power cord	2-9
Figure 2-7.	90-channel interface connections	2-9
Figure 3-1.	Save/Restore menu	3-6
Figure 3-2.	Correlation Definition overlay	3-8
Figure 3-3.	Signal Definition overlay	3-8
Figure 3-4.	Applying slot number labels (92A96 only)	3-13
Figure 3-5.	Location of J1380 on the probe adapter	3-14
Figure 3-6.	Placing the probe adapter in the 88100 system	3-16
Figure 3-7.	Buffer probe connections	3-19
Figure 3-8.	HSMI connections	3-20
Figure 3-9.	Keying of the connectors for the probe ID/power cord	3-22
Figure 3-10.	90-channel interface connections	3-22
Figure 4-1.	The 92A90 Clock Menu for the CodeBus module	4-2
Figure 4-2.	The 92A96 Clock Menu for the CodeBus module	4-2
Figure 4-3.	Trigger program default setup for the CodeBus module	4-3
Figure 4-4.	Trigger program default setup for the DataBus module	4-4
Figure 4-5.	Disassembly menu	4-5
Figure 4-6.	Hardware display format	4-8
Figure 4-7.	Software display format	4-9
Figure 4-8.	Control Flow display format	4-10
Figure 4-9.	Subroutine display format	4-11
Figure 4-10.	Disassembly Format Definition overlay	4-13
Figure 4-11.	Displayed DATA FAULT, CODE FAULT, and FLUSH cycles	4-18
Figure 4-12.	Displayed READ SUPERVISOR LOCKED, WRITE	
	SUPERVISOR LOCKED, READ USER LOCKED, and	
	WRITE USER LOCKED, cycles	4-18
Figure 4-13.	C_Addr group displayed symbolically	4-20
Figure 4-14.	Two pre-fetched instructions corrected after using the	
	F4: MARK DATA key	4-22
Figure 4-15.	State and Disassembly split-screen display used to	
_	perform searches	4-25
Figure 4-16.	Disassembly Print overlay	4-27

Figure 5-1.	Data sampled with All Cycles selected	5-2
Figure B-1.	88100 bus timing	B-1
Figure C-1.	Dimensions of and minimum clearances for the target head	C-11
Figure C-2.	Side view of the target head board	C-12
Figure C-3.	Probe adapter exploded view	C-23
LIST OF	TABLES	
Table 1-1	Differences Between 92A96 and 92A90 Data	
	Acquisition Modules	1-7
Table 2-1	C_Ctrl Group Symbol Table for the Code Bus (88100C_CTL)	2-15
Table 2-2	D_Ctrl Group Symbol Table for the Data Bus (88100D_CTL)	2-17
Table 3-1	C_Ctrl Group Symbol Table for the Code Bus (88100C_CTL)	3-10
Table 3-2	D_Ctrl Group Symbol Table for the Data Bus (88100D_CTL)	3-11
Table 3-3	92A96 Label Information	3-13
Table 4-1	Bus Cycle Types for the Code Bus	4-16
Table 4-2	Bus Cycle Types for the Data Bus	4-17
Table B-1	CodeBus Module Sample Points	B-2
Table B-2	Synthesized Signals	B-3
Table C-1	Electrical Specifications	C-4
Table C-2	Physical Specifications	C-5
Table C-3	Environmental Specifications	C-5
Table C-4	92DM35A Channel Assignments (CodeBus Module)	C-6
Table C-5	92DM35A Channel Assignments (DataBus Module)	C-8
		\sim 0

Preface: A GUIDE TO DAS 9200 DOCUMENTATION

The Digital Analysis System (DAS) 9200 documentation package provides the information necessary to install, operate, maintain, and service the DAS 9200. The DAS 9200 documentation consists of the following:


- a series of microprocessor-specific microprocessor support instructions that describe the various microprocessor support packages
- a system user's manual that includes a beginning user's orientation, a discussion of DAS 9200 system-level operation, and reference information such as installation procedures, specifications, error messages, and a complete system glossary
- a series of module user's manuals that describe each of the DAS 9200 acquisition, pattern generation, and optional I/O modules
- an **on-line documentation** package that includes "contextsensitive" technical notes
- a programmatic command language user's manual that describes the set of programmatic commands available for remotely controlling the DAS 9200
- a series of application software user's manuals that describe the various application software packages
- a technician's reference manual that helps a qualified technician isolate DAS 9200 problems to the individual module level and determine corrective action (including onsite removal and replacement of modules)
- a verification and adjustment procedures manual that allows a qualified technician to make necessary adjustments and verify specifications of the mainframe and modules
- a series of **workbooks** that teach concepts about DAS 9200 acquisition modules and pattern generation modules

GENERAL SAFETY SUMMARY

The general safety information in this summary is for operating and servicing personnel. Specific warnings and cautions can be found throughout the manual where they apply, and may not appear in this summary.

TERMS IN THIS MANUAL

CAUTION





WARNING statements identify conditions or practices that could result in personal injury or loss of life.

TERMS AS MARKED ON EQUIPMENT

CAUTION indicates a hazard to property, including the equipment itself, and could cause minor personal injury.

WARNING indicates solely a personal injury hazard not immediately accessible as you read the marking.

DANGER indicates a personal injury hazard immediately accessible as you read the marking.

SYMBOLS AS MARKED ON EQUIPMENT



DANGER-High voltage.



Protective ground (earth) terminal.



ATTENTION—REFER TO MANUAL.

GROUNDING THE PRODUCT

This product is intended to operate from a power source that does not apply more than 250 volts rms between the supply conductors or between either supply conductor and ground.

WARNING: This product is grounded through the grounding conductor of the power cord. To avoid electrical shock, plug the power cord into a properly wired receptacle. A protective-ground connection by way of the grounding conductor in the power cord is essential for safe operation. (I.E.C. Safety Class I)

DANGER ARISING FROM LOSS OF GROUND

Upon loss of the protective-ground connection, all accessible conductive parts (including knobs and controls that may appear to be insulated) can render an electric shock.

POWER DISCONNECT

The main power disconnect is by means of the power cord or, if provided, an ac power switch.

USE THE PROPER POWER CORD

Use only the power cord and connector specified for your product. Use only a power cord that is in good condition. CSA Certification includes the equipment and power cords appropriate for use on the North America power network. All other power cords supplied are approved for the country of use.

USE THE PROPER FUSE

To avoid fire hazard use only a fuse of the correct type, voltage rating, and current rating.

USE THE PROPER VOLTAGE SETTING

Make sure the line selector is in the proper position for the power source being used.

REMOVE LOOSE OBJECTS

During disassembly or installation procedures, screws or other small objects may fall to the bottom of the mainframe. To avoid shorting out the power supply, do not power-up the instrument until such objects have been removed.

DO NOT OPERATE WITHOUT COVERS

To avoid personal injury or damage to the product, do not operate this product with covers or panels removed.

USE CARE WITH COVERS REMOVED

To avoid personal injury, remove jewelry such as rings, watches, and other metallic objects before removing the cover. Do not touch exposed connections and components within the product while the power cord is connected.

REMOVE FROM OPERATION

If you have reason to believe that the instrument has suffered a component failure, do not operate the instrument until the cause of the failure has been determined and corrected.

DO NOT OPERATE IN EXPLOSIVE ATMOSPHERES

To avoid explosion, do not operate this product in an explosive atmosphere unless it has been specifically certified for such operation.

Section 1: OVERVIEW

The 92DM35A Microprocessor Support product disassembles data from systems based on the Motorola 88100 microprocessor. The 92DM35A product runs on a DAS 9200 equipped with one of the following data acquisition module combinations:

- one 92A90 Data Acquisition Module to acquire data from one bus of an 88100 system running at or below 20 MHz
- two 92A90 Data Acquisition Modules to acquire data both buses of an 88100 system running at or below 20 MHz
- two 92A90 Data Acquisition Modules with one High-Speed Microprocessor Interface to acquire data from one bus of an 88100 system running above 20 MHz
- four 92A90 Data Acquisition Modules with two High-Speed Microprocessor Interfaces to acquire data from both buses of an 88100 system running above 20 MHz
- one 92A96 Data Acquisition Module with one 90-Channel Microprocessor Interfaces at any clock frequency to acquire data from one bus
- two 92A96 Data Acquisition Modules with two 90-Channel Microprocessor Interface at any clock frequency to acquire data from both buses

This product consists of software on a floppy disk, a probe adapter, this manual, and can optionally include 90-Channel Microprocessor Interfaces. The High-Speed Microprocessor Interface is a separate product. The software includes both setup files and a disassembler program.

Also included in the software files is a demonstration reference memory. This file (called 88100_Demo) shows disassembled data; it is automatically installed on the DAS 9200 when you install the disassembler software. All figures in Section 4 that show acquired data are taken from this demonstration reference memory. Directions for viewing the 88100_Demo file are in Section 3.

BASIC INFORMATION

To use this product, you need to have the following:

- this manual
- other DAS 9200 mainframe and data acquisition module user's manuals
- knowledge of your specific DAS 9200 configuration and its operation
- the MC88100 RISC Microprocessor's User's Manual (Motorola Inc., 1990)
- knowledge of your 88100 system

DAS 9200 System Software Compatibility

The 88100 Microprocessor Support is compatible with DAS 9200 System Software Release 2, Version 1.5 or greater. It is not compatible with previous system software versions.

About This Manual

The organization of this manual is based on the sequence of steps necessary to use the disassembler. If you are an experienced DAS 9200 user familiar with loading software and connecting microprocessor support probe adapters to a system under test, you can use the *Quick Start* section. The *Quick Start* section gives brief instructions on how to install the 92DM35A software, connect the DAS 9200 to your 88100 system, configure the probe adapter, and acquire data. You can then proceed to Section 4 to use disassembly.

If you are using DAS 9200 microprocessor support for the first time, you should read some sections sequentially. Read Sections 1, 3, and 4 if you are going to acquire and view disassembled data. Read Sections 1, 3, and 5 if you are going to acquire and view timing or state data for hardware analysis. Figure 1-1 shows how to proceed through this manual.




Figure 1-1. How to proceed through this manual.

In this manual, the following conventions are used:

- the terms disassembler and disassembler software are used interchangeably in reference to the 92DM35A software that disassembles the bus cycles into instruction mnemonics and cycle types
- the terms system under test and SUT are used interchangeably in reference to the microprocessor system under test
- references to the 92A90 and 92A96 Data Acquisition Modules include all versions of those module unless otherwise noted
- references to the 90-Channel Microprocessor Interface are abbreviated to 90-channel interface
- references to the 92A60/90 Retargetable Buffer Probe are abbreviated to buffer probe
- references to the High-Speed Microprocessor Interface are abbreviated to HSMI
- a signal that is active low has a tilde (~) following its name

Other Necessary Manuals

Before using these instructions, you should be familiar with the operation of a DAS 9200 with the data acquisition module you are using. For general instructions on the use of the DAS 9200 and a data acquisition module, refer to both the DAS 9200 System User's Manual and the data acquisition module user manual.

Refer to Motorola's MC88100 RISC Microprocessor User's Manual (1990) for information about the 88100 microprocessor.

DAS 9200 Configuration

To use the 88100 Microprocessor Support, your DAS 9200 must be equipped with one of the following module combinations:

- one or two 92A90 Modules to acquire data from an 88100 system operating at or below 20 MHz
- two or four 92A90 Modules to acquire data from an 88100 system operating above 20 MHz
- one or two 92A96 Modules operating at any clock rate

When you are acquiring data with 92A90 Modules, buffer probes are used. When you are acquiring data with 92A96 Modules, 90-channel interfaces are used. One module acquires code bus information and the other module acquires data bus information. You can use one module to acquire information from only one of the two buses, code or data.

To acquire information from both the code and data buses of an 88100 system, you must use at least two 92A90 Modules or two 92A96 Modules. You must also use at least two 92A90 Modules to acquire information from just one bus of an 88100 system operating at clock speeds above 20 MHz. And, when using two or four 92A90 Modules, you will also need to use one HSMI per bus.

Figure 1-2 shows an overview of the DAS 9200 connected to an 88100 system under test. This view is for a DAS 9200 configured with 92A90 Modules.




Figure 1-2. Overview of a DAS 9200 with 92A90 Modules connected to an 88100 system.

Figure 1-3 shows another overview of the DAS 9200 connected to an 88100 system under test. This view is for a DAS 9200 configured with two 92A96 Modules.




Figure 1-3. Overview of a DAS 9200 with 92A96 Modules connected to an 88100 system.

DIFFERENCES BETWEEN THE 92A96 AND 92A90 MODULES

If you have used a DAS 9200 with a 92A90 Module but haven't used a 92A96 Module, there are some key differences you should note. Table 1-1 lists the key differences.

Table 1-1
Differences Between 92A96 and 92A90 Data Acquisition Modules

Characteristic	92A96 Module	92A90 Module	
Maximum synchronous data sampling rates	100 MHz	20 MHz	
Memory depth	92A96 has 8K 92A96D has 32K	92A90 has 32K 92A90D has 128K	
Physical connections to the probe adapter	4 probe cables connecting to 1 90-channel interface	3 cables connecting to 1 buffer probe	
Clock channels	Not stored as data	Stored as data	
Clock Menu selections	Custom, Internal, External	Micro, Internal, External, Demux	
Flags	1 flag	2 flags	
Counter/timers	2 counter/timers	3 counter/timers	
Counter/timer width	32-bit counter/timer	24-bit counter/timer	
Word/range recognizers	8 word and 0 range or 6 word and 1 range or 4 word and 2 range	16 word and 2 range	

88100 SYSTEM REQUIREMENTS AND RESTRICTIONS

You should consider certain system requirements and restrictions of the 88100 microprocessor before operating the disassembler. You should also consider all electrical, environmental, and mechanical specifications in Appendix C as they pertain to your system under test. The remainder of this section describes other 88100 constraints.

System Clock Rate. The microprocessor support package supports the 88100 microprocessor running up to 33.3 MHz¹ for the 92A96 Modules and 20 MHz for the 92A90 Modules without HSMI or 33.3 MHz for the 92A90 Modules with HSMI.

¹ Specification at time of printing. Contact your DAS 9200 sales representative for current information on the fastest devices supported.

Probe Adapter Clearance. Your 88100 system must have a minimum amount of clear space surrounding the 88100 microprocessor to accommodate the probe adapter. Figure C-1 in Appendix C: Service Information gives these dimensions.

Probe Adapter Loading. Any electrical connection to your system adds an additional ac and dc load. The probe adapter was carefully designed to add the minimum possible load to your system. However, this additional load may affect the operation of the 88100 system in systems with extremely tight timing margins. Appendix C contains complete specifications on how the 92DM35A probe adapter affects your system.

Deskewing 92A90 Modules. If you are acquiring data from an 88100 system operating above 25 MHz, you must deskew the channels on the 92A90 Modules because of the extremely tight timing margins on the 88100 microprocessor. If you are acquiring data from an 88100 system operating at or below 25 MHz, you do not need to deskew the channels.

You do not need to deskew 92A96 Modules.

Section 2: QUICK START

If you are an experienced user of 92A90 or 92A96 Data Acquisition Modules, you can use this section to quickly set up your 88100 system and use it. Before setting up your system, read the discussion on 88100 System Requirements and Restrictions in Section 1.

Symbol tables are presented at the end of this section for you to remove or photocopy. This provides you with an easy reference when setting up the Trigger menu using symbols. All of the symbol tables are duplicated in Section 3 in case they are lost or damaged after being removed.

CONFIGURING THE DAS 9200

You must make sure that the data acquisition modules are positioned correctly in the DAS 9200 in order for disassembly to be correct. When using the supplied cluster setups, the module in the lower-numbered slot acquires data from the code bus and is called the CodeBus module. The module in the higher-numbered slot acquires data from the data bus and is called the DataBus module.

Using 92A96 Modules. When using high-speed signals with 92A96 Modules, they must be positioned next to each other in the DAS 9200. Probe cables should be connected to the modules after you position the modules in the DAS 9200. Directions for connecting the probe cables and positioning the modules are in the module user's manual. Also, in a multimodule system, it is easier to identify which modules are connected to the probe adapter if slot number labels are applied to the module and DAS 9200. Applying slot number labels is shown in Figure 2-1.

Using 92A90 Modules. When using 92A90 Modules, you should connect the buffer probes at the same time that you position the modules in the DAS 9200. When using four 92A90 Modules to acquire data from an 88100 system operating above 20 MHz, the two DataBus modules must be in the same mainframe and the two CodeBus modules must be in the same mainframe, but the two DataBus modules can be in a separate mainframe from the two CodeBus modules.




Figure 2-1. Applying slot number labels (92A96 only).

INSTALLING SOFTWARE

The DAS 9200 will not allow you to install 92DM35A software if 92DM35 software is already installed on the system. The DAS 9200 will not overwrite 92DM35 files with 92DM35A files. Therefore, you will have to remove 92DM35 software prior to installing 92DM35A software.

However, the DAS 9200 will overwrite 92DM35A files if you reinstall 92DM35 software. Be aware of this if you need to reinstall 92DM35 on a system that already has 92DM35A software installed on it.

To install the 88100 support software, follow these steps:

- 1. Power on the DAS 9200 and select the Disk Services menu.
- 2. Select Install Application and press F8: EXECUTE OPERATION.
- 3. Follow the on-screen prompts.

You may need to remove applications or files from the hard disk if there is not enough available disk free space to accommodate the microprocessor support files.

CONFIGURING THE PROBE ADAPTER

The 88100 microprocessor lets you select either Big- or Little-Endian byte ordering for data reads and writes. This allows the probe to correctly synthesize the low-order address bits (DA1, DA0). A jumper on the probe adapter, J1380, must be set to match the byte-ordering used in your 88100 system. Set J1380 in the BIG position to acquire data having Big-Endian byte ordering and in the LITTLE position to acquire data having Little-Endian byte ordering.

If your 88100 system changes the byte order dynamically, then you can also position the jumper so it does not synthesize DA0 and DA1 in either Big- or Little-Endian byte order. To do this, position J1380 on the center pin with one receptacle of the jumper remaining open. Using this jumper position means that the two lower-order address bits (DA0 and DA1) will always be acquired as 0. Be aware of this when specifying address values in your trigger program.

Figure 2-2 shows the location of J1380 on the probe adapter.




Figure 2-2. Location of J1380 on the probe adapter.

CONNECTING THE DAS 9200 TO THE 88100 SYSTEM

After the modules and buffer probes or probe cables are properly labeled and installed in the DAS 9200, you can complete the module-to-probe adapter connections.

You can move the byte-order jumper whenever you want but you should configure the probe adapter before placing it in the 88100 system. There may be inadequate space in which to change the position of the jumper after the probe adapter is in the system.

Placing the Probe Adapter in the 88100 System

To place the probe adapter in the system under test, refer to Figure 2-3 and follow this procedure:

1. Power down the DAS 9200 and your 88100 system.

CAUTION

Static-discharge can damage the 88100 microprocessor, probe adapter, or the 92A90 and 92A96 Modules. To prevent static damage, observe the following precautions while following all the connection procedure.

Handle the microprocessor only in a static-free environment.

Always wear a grounding wrist strap, or similar device, while handling the microprocessor and probe adapter.

- 2. Carefully remove the microprocessor. Be sure to follow standard static precautions while handling either the microprocessor or the probe adapter.
- 3. Carefully plug the probe adapter into the 88100 socket. Align pin A1 on the probe adapter to pin A1 on the 88100 system socket.
- 4. Open the ZIF socket by pulling the lever up and away from the socket.

CAUTION

You can damage the 88100 microprocessor if you do not orient it correctly. A1 is printed on the target head circuit board and an arrow indicates pin A1 on the ZIF socket. Figure 2-3 shows the proper alignment of pin A1 on the 88100 microprocessor, the ZIF socket, and the 88100 system socket.

5. Carefully plug the 88100 microprocessor into the ZIF socket. Align pin A1 on the 88100 to pin A1 of the socket.

6. Push the ZIF socket's lever down to lock the ZIF socket.

NOTE

If there is not enough vertical clearance in the 88100 system to accommodate the ZIF socket, you can remove it. If you remove the ZIF socket, be careful when inserting the 88100 directly on to the probe adapter circuit board.

- 7. Power on the DAS 9200.
- 8. Power on the 88100 system.




Figure 2-3. Placing the probe adapter in the 88100 system.

92A90 Module Connections

After you position the 92A90 Modules in the appropriate slots and connect the buffer probes, you can connect the buffer probes to the probe adapter. Be sure to set the byte-order jumper on the probe adapter and place the probe adapter in the 88100 system before you complete the connections.

To acquire data from an 88100 system operating above 25 MHz, you must deskew each module and save the values in deskew values files, or restore previously saved deskew values files before connecting the buffer probes to the probe adapter. You do not have to deskew the modules if you are acquiring data from an 88100 system operating at or below 25 MHz. If you are not familiar with deskewing 92A90 Modules, refer to the discussion on Deskewing 92A90 Modules in Section 3.

If you are using two or four 92A90 Modules to acquire data from an 88100 system operating above 20 MHz, you will also have to connect one or two HSMIs.

You can also connect the auxiliary channels on the probe adapter to acquire data from other signals in your 88100 system. For directions on how to connect 88100 signals to these channels, refer to Auxiliary Channel Connections later in this section.

Buffer Probe Connections

To connect the buffer probes to the probe adapter housings, refer to Figure 2-4 and follow this procedure:

- 1. Align the connector from the buffer probe connected to the CodeBus module (lower-numbered slot) with the connector on the target head labeled CODE BUS and connect them.
- 2. Align the connector from the buffer probe connected to the DataBus module (higher-numbered slot) with the connector on the target head labeled DATA BUS and connect them.
- 3. Press the Probe ID button on each buffer probe to confirm that the connections are correct. A message appears such as Module:DataBus Pod:6A Pod 1D pressed, where Module is the module name and Pod:6A is the slot number.
- 4. Attach the probe adapter retention clips to secure the connections between the buffer probes and probe adapter.




Figure 2-4. Buffer probes connections. These connections are used with 92A90 Modules.

HSMI Connections

If you are using a setup that uses an HSMI, refer to Figure 2-5 and follow these steps:

- 1. Connect the probe adapter cable connector for the desired 88100 bus to the single male connector on the HSMI.
- 2. Connect the two buffer probes from the assigned 92A90 Module to the two female connectors on the HSMI. The buffer probes can connect to either HSMI connector.

NOTE

If you are using an HSMI, make sure that the two 92A90 Modules designated as either the DataBus or the CodeBus module reside in the same DAS 9200 mainframe. However, if you are using four 92A90 Modules with two HSMIs, the two DataBus modules do not have to be in the same DAS 9200 mainframe as the two CodeBus modules.

3. Repeat steps 2 and 3 for the other 88100 bus if you are acquiring data from both buses.




Figure 2-5. HSMI connections.

92A96 Module Connections

After the 92A96 Modules, probe cables, and the probe adapter are in place, you can connect the 90-channel interfaces. All four probe cables from one 92A96 Module connect to one 90-channel interface.

You do not have to deskew the 92A96 Modules.

To connect the probe cables to the 90-channel interfaces, refer to Figures 2-6 and 2-7, and follow this procedure:

NOTE

It is important to connect the probe cables to the 90-channel interface in a specific color sequence to avoid miskeying them. The sequence is orange, blue, green, and gray.

- 1. Match the orange label on the loose end of a 92A96 probe cable to the orange label on one of the 90-channel interface housings.
- 2. Line up the key and key slot and connect them.
- 3. Repeat steps 1 and 2 for each of the other three probe cables on that module. Connect the blue cable to the blue slot, the green cable to the green slot, and the gray cable to the gray slot. Make these connections in the color-keyed sequence exactly as described.
- 4. Connect the probe ID/power cord from the 92A96 Module to the corresponding 90-channel interface. Figure 2-6 shows the keying of the probe ID/power cord connectors on the 90-channel interface and the 92A96 Module.

NOTE

Be careful to match the keying on each end of the probe ID/power cord to the keying of the corresponding connector on the 90-channel interface and 92A96 Module.




Figure 2-6. Keying of the connectors for the probe ID/power cord.

The orientation between the two jacks is different because the 92A96 Module is positioned upside down in the mainframe.

5. Repeat steps 1 through 4 for the probe cables from the other 92A96 Module to the other 90-channel interface.




Figure 2-7. 90-channel interface connections. These connections are used with 92A96 Modules only.

To connect the 90-channel interfaces to the probe adapter, refer to Figure 2-7 and follow this procedure:

- 1. Align the connector from the 90-channel interface connected to the CodeBus module (lower-numbered slot) with the connector on the target head labeled CODE BUS and connect them.
- 2. Press the Probe ID button on the 90-channel interface to confirm that the connections are correct. A message appears such as Module:DataBus Pod:6D Pod 1D pressed, where Module is the module name and Pod:6D is the slot number.
- 3. Repeat steps 1 and 2 for the DataBus module, the target head connector labeled DATA BUS, and the other 90-channel interface.
- 4. Attach probe adapter retention clips to secure the connections between the 90-channel interfaces and probe adapter housings.

Auxiliary Channel Connections

To acquire data on the auxiliary channels, connect a 10-inch leadset (Tektronix part number 012-0747-00) to the row of pins on the probe adapter labeled either Aux1 or Aux0. Connect the other end of the leadset to other signals in your 88100 system. Figure 2-4 shows the location of the auxiliary pins on the probe adapter.

Make sure that the black wire of the leadset connects to channel 0. If you are not connecting to square pins in your system, you may need to attach grabber tips (Tektronix part number 020-1386-01) in order to make the connections. Be sure to connect at least one of the two wires connected to the auxiliary pins marked ground to the ground of the 88100 system.

When removing the 10-inch leadset from the probe adapter, do not pull on the wires. Instead, grasp and pull on the leadset's connector.

SETTING UP THE DISASSEMBLER

To set up the disassembler, perform the following steps:

Restore one of the five cluster setups provided with the disassembler software. Select the Save/Restore menu and select Restore Setup in the Operation field. Move the cursor to select the file to restore. Your choices are the 88100_CD90, 88100_CC, 88100_DD, 88100_CCDD, or 88100_CD96 setup files. The 88100_CC, 88100_DD, and 88100_CCDD files are for use with 92A90 Modules to acquire data from an 88100 system operating above 20 MHz with HSMIs.

Press F8: EXECUTE OPERATION. When you do this, the Channel, Clock, and Trigger menus for both the CodeBus and DataBus modules will be set up for microprocessor support.

When restoring the 88100_CC, 88100_DD, or 88100_CCDD cluster setup files, the existing deskew values are overwritten with default values. If you are operating above 25 MHz, you must deskew the 92A90 Modules or restore the deskew values from the deskew values files after restoring the 88100_CC, 88100_DD, or 88100_CCDD setup. Refer to Restoring Deskew Values from a File in Section 3 for directions on how to do this.

If you are using one module, access the Configuration menu and select 88100C Support or 88100D Support in the Software Support field. When you do this, the Channel, Clock, and Trigger menus for the CodeBus or DataBus module will be set up for microprocessor support.

Two or three 92A96 Modules in adjacent slots are automatically formed into a multicard module by the system software at power up. If you need to use one 92A96 Module from a multicard module, you must reconfigure the DAS 9200 accordingly prior to selecting software support in the 92A96 Configuration menu. If you restore a supplied cluster setup, the reconfiguration is done for you. Refer to the discussion of the System Configuration menu in the DAS 9200 System User's Manual for details on how to reconfigure multicard modules.

NOTE

Remember to read the discussion 88100 System Requirements and Restrictions in Section 1 prior to setting up the 92A90 and 92A96 Modules for disassembly.

NOTE

Do not disturb the C_Addr, C_Data, or C_Ctrl, groups for the CodeBus module (in the Channel menu) or the D_Addr, D_Data, D_Size, or D_Ctrl groups for the DataBus module (in the Channel menu), or the channel assignments within them while using the disassembler. Changing these groups causes invalid instruction mnemonics disassembly. You can find the channel group definitions and channel assignments in Appendix C.

- 2. If you want to acquire all cycles, you must change the clocking Cycles Included option in the Clock menu. The default clocking is to acquire valid cycles only. Refer to Appendix B for a description of how cycles are sampled. When using HSMIs, the clocking selection must match on both CodeBus modules or on both DataBus modules for disassembly to function properly.
 - If you are using 92A90 Modules, you must make another selection for the 88100 Probe Adapter option: Without HSMI (≤20 MHz) or With HSMI (any clock rate). The option must match the actual hardware configuration for the acquisition to be valid. The default is Without HSMI.
- 3. Select the Trigger menu if you want to change the trigger program. The default trigger program will trigger on the first address sample acquired after pressing F1: START.

When using HSMIs, the trigger program must be the same on both CodeBus and on both DataBus modules.

Tables 2-1 and 2-2 are symbol tables intended for you to remove or photocopy and use while performing disassembly.

ACQUIRING AND DISPLAYING DATA

After completing the DAS 9200 and probe adapter setups, you can acquire and display data. To acquire and view instruction mnemonics, perform the following steps:

- 1. Press F1: START on the DAS 9200 from any setup or display menu.
- 2. Power on and start running the 88100 system. (You can also power on the 88100 system before pressing F1: START on the DAS 9200.)

After satisfying the trigger program and filling acquisition memory, the DAS 9200 will display data in the default State menu. You may need to press F1: STOP if the stop conditions are not met.

3. Select the Disasm menu from the Menu Selection overlay to view instruction mnemonics.

The Disassembly menu displays the disassembled data in different formats:

- Hardware format shows instruction mnemonics on instruction Fetch cycles and cycle-type information for all other acquired cycles.
- Software format shows only instruction fetches; all other cycle types are suppressed such as data reads, data writes and flushed instruction cycles.
- Control Flow format shows only instructions that change the control flow such as branches, jumps, returns, and traps.
- Subroutine format shows only subroutine calls such as BSR, JSR, RTE, and traps.

Refer to Appendix A: Error Messages and Disassembly Problems if there are problems acquiring instruction mnemonics.

This is the end of the Quick Start section.

Table 2-1 C_Ctrl Group Symbol Table for the Code Bus (88100C_CTL))

	C_Ctrl G	roup Value	
Symbol*	CS/U~ CFETCH INT	ERR CR1 CRO	Meaning
SUPR_FETCH	1 1 X	1 X 1 0	Supervisor fetch cycle
USER_FETCH	0 1 X	1 X 1 0	User fetch cycle
FETCH	X 1 X	1 X 1 0	Any fetch cycle
FAULT	X 1 X	1 X 1 1	Fault reply
WAIT	X 1 X	1 X O 1	Wait reply
RESERVED	X 1 X	1 X 0 0	Reserved reply
SUCCESS	X 1 X	1 X 1 0	Success reply
SUPR	1 1 X	1 X X X	Supervisor mode (any reply)
USER	0 1 X	1 X X X	User mode (any reply)
NULL	X O X	1 X X X	Null cycle, no instruction fetch, no reply
RESET	ххх	0 X X X	CPU reset input
INT	X X 1	X X X X	CPU interrupt input
ERR	XXX	X 1 X X	Master/Checker error
*The Symbol Editor shows symbols with colons; these are combinations of the symbols in this table.			

This page can be removed.

Table 2-2
D_Ctrl Group Symbol Table for the Data Bus (88100D_CTL)

D_Ctrl Group Value				
Symbol*	DS/U~ Dlock~ DR/W~	DNULL~ ERR_LATE RST~	ERR DR1 DR0	Meaning
SUPR_LOCK_RD	1 0 1	1 X 1	X 1 0	Supervisor locked read cycle (success)
SUPR_LOCK_WR	100	1 X 1	X 1 0	Supervisor locked write cycle (success)
USER_LOCK_RD	001	1 X 1	X 1 0	User locked read cycle (success)
USER_LOCK_WR	000	1 X 1	X 1 0	User locked write cycle (success)
LOCK_RD	X 0 1	1 X 1	X 1 0	Any locked read cycle (success)
LOCK_WR	X O O	1 X 1	X 1 0	Any locked write cycle (success)
SUPR_RD	1 X 1	1 X 1	X 1 0	Supervisor read cycle (success)
SUPR_WR	1 X O	1 X 1	X 1 0	Supervisor write cycle (success)
USER_RD	0 X 1	1 X 1	X 1 0	User read cycle (success)
USER_WR	0 X O	1 X 1	X 1 0	User write cycle (success)
RD	X X 1	1 X 1	X 1 0	Any read cycle (success)
WR	x x 0	1 X 1	X 1 0	Any write cycle (success)
FAULT	xxx	1 X 1	X 1 1	Fault reply
WAIT	xxx	1 X 1	X 0 1	Wait reply
RESERVED	XXX	1 X 1	X O O	Reserved reply
SUCCESS	xxx	1 X 1	X 1 0	Success reply
SUPR_LOCK	1 0 X	1 X 1	X X X	Supervisor locked bus cycle
USER_LOCK	0 0 X	1 X 1	X X X	User locked bus cycle
LOCK	хох	1 X 1	X X X	Any locked bus cycle
SUPR	1 X X	1 X 1	X X X	Supervisor address mode
USER	охх	1 X 1	X X X	User address mode
NULL	xxx	0 X 1	X X X	Null cycle; no read/write; no reply
RESET	xxx	X X O	X X X	CPU Reset Input
WDE	x x o	1 1 1	X X X	Write Data Error
ERR	XXX	XXX	1 X X	Master/Checker Error
*The Symbol Editor shows symbols with colons; these are combinations of the symbols in this table.				

This page can be removed.

Section 3: INSTALLATION AND CONNECTIONS

This section contains detailed descriptions of how to do the following:

- configure the DAS 9200
- position the modules in the DAS 9200
- install the disassembler software
- view the demonstration reference memory
- set up the disassembler software
- configure the probe adapter
- connect the DAS 9200 to the 88100 system

You can install the software either before or after installing the modules or connecting the probe adapter to the 88100 system. The byte-order jumper on the probe adapter should be configured before placing the probe adapter in your 88100 system.

CONFIGURING THE MODULES

Included with the microprocessor support software are five multimodule setups that simplify preparation when you are acquiring data from more than one bus. You can also create your own setups and save them for later use. This discussion describes the multimodule setups provided with the disassembler, the requirements for using these setups, and creating your own setups.

You must make sure that the data acquisition modules are positioned correctly in the DAS 9200 in order for disassembly to be correct. When using high-speed signals with 92A96 Modules, the modules must be positioned next to each other in the DAS 9200. When using four 92A90 Modules to acquire data from an 88100 system operating above 20 MHz, the two DataBus modules must be in the same mainframe and the two CodeBus modules must be in the same mainframe, but the DataBus modules and the CodeBus modules can be in separate mainframes.

When using the supplied cluster setups, the module in the lowernumbered slot acquires data from the code bus and is called the CodeBus module. The module in the higher-numbered slot acquires data from the data bus and is called the DataBus module.

INSTALLING SOFTWARE

The disassembler software sets up the DAS 9200 to acquire, disassemble, and display data from an 88100 system. To install the software, the application files on the 5 1/4-inch floppy disk must be copied to the DAS 9200 hard disk. You cannot execute the disassembler from the floppy disk.

The DAS 9200 will not allow you to install 92DM35A software if 92DM35 software is already installed on the system. The DAS 9200 will not overwrite 92DM35 files with 92DM35A files. Therefore, you will have to remove 92DM35 software prior to installing 92DM35A software.

However, the DAS 9200 will overwrite 92DM35A files if you reinstall 92DM35 software. Be aware of this if you need to reinstall 92DM35 on a system that already has 92DM35A software installed on it.

To install the software, follow these steps:

- 1. Power on the DAS 9200 and press the Select Menu key.
- 2. Select the Disk Services menu in the Utilities column.
- 3. Press the Return key.
- 4. Select Install Applications in the Operation field.
- 5. Press F8: EXECUTE OPERATION and follow the on-screen prompts.

If there is inadequate disk free space available on the hard disk, you must use the Remove Application or Delete File function of the Disk Services menu to free up enough disk space to install the software. The approximate space required to install the software is listed on the label of the 92DM35A floppy disk.

After the DAS 9200 successfully copies the application files from the floppy disk to the hard disk, the message **Application Installation complete with no errors** appears on your screen. Remove the floppy disk and store it in a safe place in case you need to reinstall the software.

If you would like to see an example of 88100 bus activity with mnemonic disassembly, read the next discussion and procedure.

Viewing the Refmem File

A reference memory file is provided so you can become familiar with the way the disassembler displays 88100 cycle types and instruction mnemonics. You can select the reference memory file to see how 88100 mnemonics are displayed without making any of the DAS 9200 connections to the system under test.

The 88100_Demo reference memory file is automatically installed when the disassembler software is installed on the hard disk. A symbol table file for the C_Addr group (called 88100_Demo) is also automatically installed and is valid only for the 88100_Demo reference memory file. All of the figures in Section 4 showing acquired data are from these files. The data you acquire from your 88100 system will be different.

To view the 88100_Demo Refmem, use the following procedure:

- 1. Press the Select Menu key to return to the Menu Selection overlay.
- 2. Move the cursor to the Refmem column and select the 88100 Demo file.
- 3. Move the cursor to the Display column and select Disasm.
- 4. Press the Return key to view the reference memory.

You can change the format of disassembled data from the Disassembly Format Definition overlay, which you can access through the Disassembly menu. Hardware disassembly is the default format in the Disassembly menu. Examples of the disassembly formats are found under *Display Formats* in Section 4.

If there is not enough free space left on the hard disk, you can delete the 88100_Demo files. They are presented strictly for viewing and are not necessary to the operation of the disassembler.

Setting Up Disassembler Software

The microprocessor support package supplies the disassembler software and setup files for the data acquisition module to use to acquire and display instruction mnemonics. Predefined cluster setup files supply setups for the Configuration, Channel, Clock, and Trigger menus for the various combinations of data acquisition modules. Symbol table files are supplied for displaying data in the State menu and to use in the Trigger menu as word recognizer values.

Before selecting and setting up the disassembler, read the descriptions of 88100 System Requirements and Restrictions in Section 1.

You can select the disassembler and its associated setup files by restoring one of the supplied cluster setup files. Refer to the procedure in *Restoring and Using a Multimodule Setup* later in this section.

When there are two or three 92A96 Modules in adjacent slots they are automatically formed into a multicard module by the system software at power up. If you need to use one 92A96 Module from a multicard module, you must reconfigure the DAS 9200 accordingly prior to selecting software support in the 92A96 Configuration menu. If you restore a supplied cluster setup, the reconfiguration is done for you. Refer to the discussion of the System Configuration menu in the DAS 9200 System User's Manual for details on how to reconfigure multicard modules.

Single Module Setup

If you are using one module, access the Configuration menu and select 88100C Support or 88100D Support in the Software Support field. When you do this, the Channel, Clock, and Trigger menus for the CodeBus or DataBus module will be set up for microprocessor support.

Multimodule Setup

When you select a multimodule setup the DAS 9200 automatically will do the following:

- cluster and correlate 92A90 Modules or 92A96 Modules
- designate the module in the lower-numbered slot as the CodeBus module and the module in the higher-numbered slot as the DataBus module
- select the appropriate software support for each module
- define two communication signals for use in the trigger programs of the modules called C-to-D and D-to-C
- define triggering for each module using one of the two communication signals, C-to-D or D-to-C

The clustered module setup files provided with the disassembler software are called 88100_CD90, 88100_CC, 88100_DD, 88100_CCDD, and 88100_CD96. These setups configure the DAS 9200 to acquire data using at least two modules from either the code bus, the data bus, or both buses of the 88100.

If both modules are not the same memory depth, the deeper module should be used as the CodeBus module and the shallower module should be used as the DataBus module.

88100_CD90. The 88100_CD90 setup configures the DAS 9200 to acquire data from both the code and data buses of an 88100 system operating at or below 20 MHz using two 92A90 Modules with no HSMIs.

88100_CC. The 88100_CC setup configures the DAS 9200 to acquire data from the code bus of an 88100 system operating above 20 MHz using two 92A90 Modules with an HSMI.

88100_DD. The 88100_DD setup configures the DAS 9200 to acquire data from the data bus of an 88100 system operating above 20 MHz using two 92A90 Modules with an HSMI.

88100_CCDD. The 88100_CCDD setup configures the DAS 9200 to acquire data from both the code and data buses of an 88100 system operating above 20 MHz using four 92A90 Modules with two HSMIs. The two DataBus modules must be in the same mainframe and the two CodeBus modules must be in the same mainframe but the two DataBus modules can be in a separate mainframe from the two CodeBus modules.

88100_CD96. The 88100_CD96 setup configures the DAS 9200 to acquire data from both the code and data buses of an 88100 system at any clock rate using two 92A96 Modules. When using high-speed signals with 92A96 Modules, the modules must be positioned next to each other in the DAS 9200.

Restoring and Using a Multimodule Setup

To restore and use a multimodule setup, refer to Figure 3-1 and follow these steps:

- 1. Select the Save/Restore menu.
- 2. Press the Return key.
- 3. Select Restore Setup in the Operation field.
- 4. Select the desired setup in the File field. Five cluster setup files are supplied with the disassembler software. They are the 88100_CD90, 88100_CC, 88100_DD, 88100_CCDD, and 88100_CD96 files.
- 5. Press F8: EXECUTE OPERATION.




Figure 3-1. Save/Restore menu. The setups listed in the directory are included with the disassembler software.

The DAS 9200 automatically configures itself for multimodule operation. If the current placement of the data acquisition modules does not match that of the setup selected, the Restore Formation overlay appears. Press the F4: PLACE MODULES key or use the overlay to assign the module setups to the current placement of the data acquisition modules. This applies to all versions of any data acquisition module.

When restoring the 88100_CC, 88100_DD, or 88100_CCDD cluster setup files, the existing 92A90 deskew values are overwritten with default values. You must restore the deskew values from the deskew values files after restoring the 88100_CC, 88100_DD, or 88100_CCDD setup to override the default values. Refer to Restoring Deskew Values from a File in this section for directions on how to do this.

If you are using 92A90D modules when you restore a setup, the 92A90D's default memory depth is set to 32K. If you are using 92A96D modules when you restore a setup, the 92A96D's default memory depth is set to 8K. To use a greater memory depth, select a higher value in the Acquisition Memory Size field of the Configuration menu for each deep module.

Creating Multimodule Setups

You can create setups that meet the needs of your specific application. For example, you can create a setup that provides additional inter-module communication signals for use in more complex trigger programs, or a setup to acquire data from multiple 88100 microprocessors.

To create a new setup using the 88100 disassembler, you must first install the software and its associated files on your DAS 9200. Refer to the discussion on *Installing Software* in this section for directions on how to do this. After installing the software, you should select the pre-defined multimodule setup that most closely applies to your DAS 9200 setup. If need be, you can change the setup, name the modified setup, and save it.

If you create a new cluster, certain naming conventions must be followed when naming the modules. You must use the names the disassembler assigned to the modules (CodeBus and DataBus) but you can add a suffix. The same suffix must be used for each module for each 88100 being disassembled; for example, CodeBusNew and DataBusNew.

When operating above 20 MHz with the 92A90 Module and an HSMI, the names the disassembler assigns to the modules are CodeBus2 and DataBus2. When operating without an HSMI for multiple 88100s, do not use 2 in the suffix. Keep this in mind if you are creating a cluster setup without basing it on a supplied cluster setup.

You must also correlate the data between two modules. To correlate data from the two modules, refer to Figure 3-2 and use the following procedure:

- 1. Select the Cluster Setup menu from the Menu Selection overlay.
- 2. Press F4: DEFINE CORRELATN to access the Correlation Definition overlay.
- 3. Open the Correlate field, select the CodeBus module, and close the field.
- 4. Press F7: ADD CORR. A second field appears under the first.
- 5. Open the second field, select the DataBus module, and close the field.
- 6. Press F8: EXIT & SAVE and return to the Menu Selection overlay by pressing the Select Menu key.

Installation and Connections




Figure 3-2. Correlation Definition overlay.

You must also define signals to use between two modules. To define signals for the two modules, refer to Figure 3-3 and use the following procedure:

- 1. Select the Cluster Setup menu from the Menu Selection overlay.
- 2. Press F2: DEFINE SIGNAL to access the Signal Definition overlay.
- 3. Press F7: ADD SIGNAL. A signal name field appears.
- 4. Enter the name of the signal and press Return.
- 5. Define the signals as either input or output in the Direction field and press Return.
- Do not change the selection for the Type field.
 For information on any of these fields, refer to the DAS 9200 System User's Manual.
- 7. Press F8: EXIT & SAVE and return to the Menu Selection overlay to reconfigure the system with signals defined for correlated CodeBus and DataBus modules.




Figure 3-3. Signal Definition overlay.

To complete the setup, you must select 88100C Support for each of the CodeBus modules and 88100D Support for each of the DataBus modules in the Configuration menu.

When two or three 92A96 Modules are in adjacent slots they are automatically formed into a multicard module by the system software at power up. If you need to use two 92A96 Modules from a multicard module, you must reconfigure the DAS 9200 accordingly prior to selecting software support in the 92A96 Configuration menu. Refer to the discussion of the System Configuration menu in the DAS 9200 System User's Manual for details on how to reconfigure multicard modules.

Use the Save Cluster Setup operation of the Save/Restore menu to save the setup for later use.

To save deskew values for 92A90 Modules, refer to the discussion on *Deskewing Modules and Saving the Values to a File*, later in this section.

What You Can Change During Setup

You can change part of the module setup without affecting disassembly. You can change the trigger program in the Trigger menu and the display radix for any channel group in the Channel menu. Any change to the radix of the D_Data group will only affect the Trigger and State menus, not the Disassembly menu. You can change the clocking selection for the Cycles Included option field to Valid Cycles Only or All Cycles without affecting the disassembler.

If you are using 92A90 Modules, you must make another selection for the 88100 Probe Adapter option: Without HSMI (≤20 MHz) or With HSMI (any clock rate). The option must match the actual hardware configuration for the acquisition to be valid. The default is Without HSMI.

You can change the channel grouping and name of the C_Misc, C_Aux1, C_Aux0, D_Misc, D_Aux1, and D_Aux0 groups and not affect disassembly. You can also delete any of these groups.

You cannot change the channel grouping or the name of the C_Addr, C_Data, C_Ctrl, D_Addr, D_Data, D_Size, and D_Ctrl groups, the threshold voltage, polarity, or clocking selection (Micro or Custom), and expect the disassembler to function properly.

Channel Groups and Assignments

The disassembler relies on the presence of the signals and channel groups defined by the support software for the C_Addr, C_Data, and C_Ctrl groups of the CodeBus module and on the D_Addr, D_Data, D_Size, and D_Ctrl groups of the DataBus module. The channel assignment table used in 88100 setups is located in Appendix C.

Symbol Tables

You can use symbol tables to display channel group information symbolically in the State menu and to control triggering.

The microprocessor support software contains symbol table files for the C_Ctrl and D_Ctrl channel groups. The file names are 88100C_CTL and 88100D_CTL. These symbol tables assign symbolic names to combinations of signal values within the C_Ctrl and D_Ctrl channel groups. Refer to Displaying the C_Addr or D_Addr Group Symbolically in Section 4 for a description of how to display the Address group symbolically.

Table 3-1 shows the name, bit pattern, and meaning for the symbols in the file 88100C_CTL, the C_Ctrl group symbol table for the CodeBus module.

Table 3-1
C_Ctrl Group Symbol Table for the Code Bus (88100C_CTL))

	C_Ctrl Group Value		
Symbol*	CS/U~ CFETCH INT	RST~ ERR CR1 CR0	Meaning
SUPR_FETCH	1 1 X	1 X 1 0	Supervisor fetch cycle
USER_FETCH	0 1 X	1 X 1 0	User fetch cycle
FETCH	X 1 X	1 X 1 0	Any fetch cycle
FAULT	X 1 X	1 X 1 1	Fault reply
WAIT	X 1 X	1 X O 1	Wait reply
RESERVED	X 1 X	1 X O O	Reserved reply
SUCCESS	X 1 X	1 X 1 0	Success reply
SUPR	1 1 X	1 X X X	Supervisor mode (any reply)
USER	0 1 X	1 X X X	User mode (any reply)
NULL	хох	1 X X X	Null cycle, no instruction fetch, no reply
RESET	XXX	0 X X X	CPU reset input
INT	X X 1	X X X X	CPU interrupt input
ERR	ххх	X 1 X X	Master/Checker error
*The Symbol Editor shows symbols with colons; these are combinations of the symbols in this table.			

Table 3-2 shows the name, bit pattern, and meaning for the symbols in the file 88100D_CTL, the D_Ctrl group symbol table for the DataBus module.

Table 3-2
D_Ctrl Group Symbol Table for the Data Bus (88100D_CTL))

	D_(Ctrl Group Va	alue		
Symbol*	DS/U~ Dlock~ DR/W~	DNULL~ ERR_LATE RST~	ERR DR1 DR0	Meaning	
SUPR_LOCK_RD	1 0 1	1 X 1	X 1 0	Supervisor locked read cycle (success)	
SUPR_LOCK_WR	100	1 X 1	X 1 0	Supervisor locked write cycle (success)	
USER_LOCK_RD	0 0 1	1 X 1	X 1 0	User locked read cycle (success)	
USER_LOCK_WR	0 0 0	1 X 1	X 1 0	User locked write cycle (success)	
LOCK_RD	X 0 1	1 X 1	X 1 0	Any locked read cycle (success)	
LOCK_WR	x o o	1 X 1	X 1 0	Any locked write cycle (success)	
SUPR_RD	1 X 1	1 X 1	X 1 0	Supervisor read cycle (success)	
SUPR_WR	1 X O	1 X 1	X 1 0	Supervisor write cycle (success)	
USER_RD	0 X 1	1 X 1	X 1 0	User read cycle (success)	
USER_WR	0 X O	1 X 1	X 1 0	User write cycle (success)	
RD	X X 1	1 X 1	X 1 0	Any read cycle (success)	
WR	x x 0	1 X 1	X 1 0	Any write cycle (success)	
FAULT	XXX	1 X 1	X 1 1	Fault reply	
WAIT	XXX	1 X 1	X 0 1	Wait reply	
RESERVED	XXX	1 X 1	X 0 0	Reserved reply	
SUCCESS	XXX	1 X 1	X 1 0	Success reply	
SUPR_LOCK	1 0 X	1 X 1	X X X	Supervisor locked bus cycle	
USER_LOCK	0 0 X	1 X 1	X X X	User locked bus cycle	
LOCK	X O X	1 X 1	XXX	Any locked bus cycle	
SUPR	1 X X	1 X 1	X X X	Supervisor address mode	
USER	0 X X	1 X 1	X X X	User address mode	
NULL	XXX	0 X 1	X X X	Null cycle; no read/write; no reply	
RESET	XXX	X X O	X X X	CPU Reset Input	
WDE	X X O	1 1 1	X X X	Write Data Error	
ERR	X X X	X X X	1 X X	Master/Checker Error	
*The Symbol Editor shows symbols with colons; these are combinations of the symbols in this table.					

Copying and Editing Predefined Symbol Tables

You cannot directly edit any symbol tables supplied by microprocessor support. But you can copy a predefined symbol table and then edit the copy for your specific use.

To create a new symbol table, follow these steps:

- 1. Select the Symbol Editor menu.
- 2. Press F2: FILE FUNCTIONS.
- 3. Select Open File in the Function field.
- 4. Select New File in the Edit Status field.
- 5. Enter a new symbol table file name in the New File Name field.
- 6. Select Pattern in the Table Type field to match the symbol table you are copying.
- 7. Press F5: EXECUTE FUNCTION.
- 8. Select Merge Files in the Function field.
- 9. Select the file to base your new symbol table on, such as the 88100C_CTL file, in the File Name to Merge In field.
- 10. Press F5: EXECUTE FUNCTION.
- 11. Press F8: EXIT & SAVE.
- 12. Edit the file as desired. Refer to your DAS 9200 System User's Manual for information on editing the symbol table.
- 13. Press the Select Menu key to return to the Menu Selection overlay.
- 14. Select the Channel menu.
- 15. Change the file name of the symbol table for the C_Ctrl group (or whichever group's symbol table you are replacing) to the one that you specified in step 5.

92A96 LABELS

When using 92A96 Modules, you should apply slot number labels to various parts of the modules and DAS 9200 as shown in Figure 3-4. These slot numbers will help you identify which modules are connected to the probe adapter in a multimodule system.




Figure 3-4. Applying slot number labels (92A96 only).

The probe connectors and cables for the 92A96 Module have color-coded labels. Table 3-3 shows the color of the probe connector and cable labels, as well as the module section and clock assignments.

Table 3-3
92A96 Label Information

Label Color	Sections	Clock
Orange	A0, A1, C0	Ck 0
Green	A2, A3, C1	Ck 1
Blue	D0, D1, C2	Ck 2
Gray	D2, D3, C3	Ck 3

CONFIGURING THE PROBE ADAPTER

There is one jumper that you need to configure on the probe adapter. It controls the synthesis of DA0 and DA1 according to the byte order of acquired data.

You can move the jumper whenever you want but you should configure the probe adapter before placing it in the 88100 system. There may be inadequate space in which to change the position of the byte-order jumper if you place the probe adapter in the 88100 system before configuring it.

The 88100 microprocessor supports either Big- or Little-Endian byte ordering for data reads and writes. A jumper on the probe adapter, J1380, can be set to match the byte-ordering used in your 88100 system. Set J1380 in the BIG position to acquire data having Big-Endian byte ordering and in the LITTLE position to acquire data having Little-Endian byte ordering.

If your 88100 system changes the byte order dynamically, then you can also position the jumper so it does not synthesize DA0 and DA1 in either Big- or Little-Endian byte order. To do this, position J1380 on the center pin with one receptacle of the jumper remaining open. Using this jumper position means that the two lower-order address bits (DA0 and DA1) will always be acquired as 0. Be aware of this when specifying address values in your trigger program.

Figure 3-5 shows the location of J1380 on the probe adapter.




Figure 3-5. Location of J1380 on the probe adapter.

CONNECTING THE DAS 9200 TO THE 88100 SYSTEM

Before acquiring data you must connect the probe adapter to both the SUT, and to the buffer probes for the 92A90 Modules being used at or below 20 MHz, to the buffer probes and HSMIs for 92A90 Modules being used above 20 MHz, or to the 90-channel interfaces for the 92A96 Modules. Your 88100 system must have a minimum amount of clear space surrounding the 88100 microprocessor to accommodate the probe adapter. Appendix C: Service Information gives these dimensions.

CAUTION

Static-discharge can damage the 88100 microprocessor, probe adapter, or the 92A90 and 92A96 Modules. To prevent static damage, observe the following precautions while following all the connection procedures.

Handle the microprocessor only in a static-free environment.

Always wear a grounding wrist strap, or similar device, while handling the microprocessor and probe adapter.

This discussion describes how to do the following:

- configure and place the probe adapter in your SUT
- restore saved deskew values from a file or deskew 92A90 Modules when operating above 25 MHz
- connect the buffer probes to the 92A90 Modules and to the probe adapter, or connect the 90-channel interfaces to the 92A96 Modules and to the probe adapter
- connect the HSMI to the buffer probe for 92A90 Modules operating above 20 MHz
- connect the auxiliary channels on the probe adapter

Placing the Probe Adapter in the SUT

After the modules, buffer probes, and 90-channel interfaces are in place, and the probe adapter is configured, you can install the probe adapter in your 88100 system. To place the probe adapter in the SUT, refer to Figure 3-6 and follow this procedure:

- 1. Turn off the power to the SUT.
- 2. Carefully remove the microprocessor from your system.
- 3. Open the ZIF socket on the probe adapter by pulling the lever up and away from the socket.
- 4. Carefully plug the 88100 microprocessor into the ZIF socket, so that pin A1 of the microprocessor is inserted into pin A1 of the ZIF socket.

CAUTION

You can damage the 88100 microprocessor if you do not orient it correctly. A1 is printed on the target head circuit board and an arrow indicates pin A1 on the ZIF socket. Figure 3-6 shows the proper alignment of pin A1 on the 88100 microprocessor, the ZIF socket, and the 88100 system socket.

- 5. Push the ZIF socket's lever down to lock the ZIF socket in the closed position.
- 6. Carefully plug the probe adapter into the 88100 socket of the SUT. Be sure to align pin A1 of the probe adapter to pin A1 of the system socket.

NOTE

If there is not enough vertical clearance in the 88100 system to accommodate the ZIF socket, you can remove it. If you remove the ZIF socket, be careful when inserting the 88100 directly on to the probe adapter circuit board.

- 7. Power on the DAS 9200.
- 8. Power on the 88100 system.




Figure 3-6. Placing the probe adapter in the 88100 system.

Deskewing 92A90 Modules

The 92A90 Modules must be deskewed for valid data to be acquired from an 88100 system operating above 25 MHz. Deskewing is not necessary to acquire data from an 88100 system operating at or below 25 MHz. There are two ways to deskew the modules:

- perform the deskew procedure and save the values to a deskew values file
- restore existing deskew values files

You must perform the deskew procedure if the modules have never been deskewed or if one or both modules has moved to another slot from where it was previously deskewed. After deskewing a module, you should save the values in a deskew values file. There will be one deskew values file per module.

You can restore deskew values files only if the modules are in the same slot they were in when the deskew values were saved.

Deskewing Modules and Saving the Values to a File

To deskew 92A90 modules and save these values to a file, perform the following steps:

- 1. Select the Configuration menu for the CodeBus module from the Menu Selection overlay.
- Press F4: MOVE TO SETUP.
- 3. Press F8: DESKEW.
- Connect the end of the deskew cable with the BNC to the deskew adapter and the other end of the cable to the CodeBus module.
- 5. Plug the deskew adapter into the buffer probe connected to the CodeBus module.
- Follow the on-screen procedures. Set the switch on the deskew adapter to TEST and perform the TEST procedure first to ensure that all the channels are good before deskewing them.
- 7. After verifying that all the channels are good, set the switch on the deskew adapter to DESKEW and deskew the channels on the CodeBus module.
- 8. Press F6: ADD FILE.
- 9. Enter a name for the new deskew values file and press Close. The filename can not exceed 10 characters.
- 10. Press F3: SAVE DESKEW.

- 11. Press F8: EXIT & SAVE.
- 12. Perform steps 1 through 11 for the DataBus module.

After deskewing the modules and saving the deskew values files, you can connect the buffer probes to the probe adapter or HSMI.

Restoring Deskew Values from a File

To restore previously saved deskew values files, perform the following steps:

- 1. Select the Configuration menu for the CodeBus module from the Menu Selection overlay.
- 2. Press F4: MOVE TO SETUP.
- 3. Press F8: DESKEW.
- 4. Open the Deskew Values File field and select the deskew file for the CodeBus module.
- 5. Close the field and press F4: RESTORE DESKEW.
- 6. Press F8: EXIT & SAVE.
- 7. Perform steps 1 through 6 for the DataBus module.

After restoring deskew values, you can connect the buffer probes to the probe adapter or HSMI. If the buffer probes are already connected, you do not need to disconnect them to restore deskew values.

92A90 Module Connections

After the modules, buffer probes (optionally deskewed), and probe adapter are in place, you can complete the buffer probe connections.

If you are using two or four 92A90 Modules to acquire data from an 88100 system operating above 20 MHz, you will also have to connect one or two HSMIs. You can also connect the auxiliary channels of the probe adapter to acquire data from other signals in your 88100 system.

Buffer Probe Connections

To connect the buffer probes to the probe adapter, refer to Figure 3-7 and follow this procedure:

- 1. Align the connector from the buffer probe connected to the CodeBus module (lower-numbered slot) with the connector on the target head labeled CODE BUS and connect them.
- 2. Align the connector from the buffer probe connected to the DataBus module (higher-numbered slot) with the connector on the target head labeled DATA BUS and connect them.
- 3. Press the Probe ID button on each buffer probe to confirm that the connections are correct. A message appears such as Module:DataBus Pod:6A Pod 1D pressed, where Module is the module name and Pod:6A is the slot number.
- 4. Attach the probe adapter retention clips to secure the connections between the buffer probes and probe adapter housings.




Figure 3-7. Buffer probe connections. These connections are used with 92A90 Modules.

HSMI Connections

If you are using a setup that uses an HSMI, refer to Figure 3-8 and follow these steps:

- 1. Connect the probe adapter connector for the desired 88100 bus to the single male connector on the HSMI.
- 2. Connect the two buffer probes from the assigned 92A90 Module to the two female connectors on the HSMI. The buffer probes can connect to either HSMI connector.

NOTE

If you are using an HSMI, make sure that the two 92A90 Modules assigned to either the DataBus or the CodeBus module reside in the same DAS 9200 mainframe. However, if you are using four 92A90 Modules with two HSMIs, the two DataBus modules do not have to be in the same DAS 9200 mainframe as the two CodeBus modules.

3. Repeat steps 2 and 3 for the other 88100 bus if you are acquiring data from both buses.




Figure 3-8. HSMI connections.

92A96 Module Connections

After the 92A96 Modules and probe cables are in place, and the probe adapter is configured and in place, you can connect the 90-channel interfaces. All four probe cables from one 92A96 Module connect to one 90-channel interface.

You do not have to deskew the 92A96 Modules.

To connect the 90-channel interfaces to the 92A96 probe cables, refer to Figures 3-9 and 3-10 and follow this procedure:

NOTE

It is important to connect the probe cables to the 90-channel interface in a specific color sequence to avoid miskeying them. The sequence is orange, blue, green, and gray.

- 1. Match the orange label on the loose end of a 92A96 probe cable to the orange label on one of the 90-channel interface housings.
- 2. Line up the key and key slot and connect them.
- 3. Repeat steps 1 and 2 for each of the other three probe cables on that module. Connect the blue cable to the blue slot, the green cable to the green slot, and the gray cable to the gray slot. Make these connections in the color-keyed sequence exactly as described.
- 4. Connect the probe ID/power cord from the 92A96 Module to the corresponding 90-channel interface. Figure 3-9 shows the keying of the probe ID/power cord connectors on the 90-channel interface and the 92A96 Module.

NOTE

Be careful to match the keying on each end of the probe ID / power cord to the keying of the corresponding connector on the 90-channel interface and 92A96 Module.




Figure 3-9. Keying of the connectors for the probe ID/power cord.

The orientation between the two jacks is different because the 92A96 Module is positioned upside down in the mainframe.

5. Repeat steps 1 through 4 for the probe cables from the other 92A96 Module to the other 90-channel interface.




Figure 3-10. 90-channel interface connections. These connections are used with 92A96 Modules only.

To connect the 90-channel interfaces to the probe adapter, refer to Figure 3-10 and follow this procedure:

- 1. Align the connector from the 90-channel interface connected to the CodeBus module (lower-numbered slot) with the connector on the target head labeled CODE BUS and connect them.
- 2. Press the Probe ID button on the 90-channel interface to confirm that the connections are correct. A message appears such as Module:DataBus Pod:6D Pod 1D pressed, where Module is the module name and Pod:6D is the slot number.
- 3. Repeat steps 1 and 2 for the DataBus module, the target head connector labeled DATA BUS, and the other 90-channel interface.
- 4. Attach probe adapter retention clips to secure the connections between the 90-channel interfaces and probe adapter housings.

Auxiliary Channel Connections

To acquire data on the auxiliary channels, connect a 10-inch leadset (Tektronix part number 012-0747-00) to the row of pins on the probe adapter labeled either Aux1 or Aux0. Connect the other end of the leadset to other signals in your 88100 system. Figures 3-7 and 3-10 shows the location of the auxiliary pins on the probe adapter.

Make sure that the black wire of the leadset connects to channel 0. If you are not connecting to square pins in your system, you may need to attach grabber tips (Tektronix part number 020-1386-01) in order to make the connections. Be sure to connect at least one of the two wires connected to the auxiliary pins marked ground to the ground of the 88100 system.

When removing the 10-inch leadset from the probe adapter, do not pull on the wires. Instead, grasp and pull on the leadset's connector.

Section 4: ACQUIRING AND VIEWING DISASSEMBLED DATA

The primary function of this product is to assist you during the design period when you try to execute new or untested software on your 88100 hardware. This section describes how to acquire data and view it in the Disassembly menu.

After you configure the DAS 9200, install the microprocessor support software, make all the connections between the DAS 9200 and the system under test, and restore a cluster setup file, you are ready to complete the setup for the CodeBus and DataBus acquisition modules. To complete the setup, you need to choose a clock type (or use the default) and define a trigger program (or use the default).

CLOCKING

You can use the Clock menu to set clocking choices to control data sampling. The disassembler software offers a customized-clocking selection for the 88100 microprocessor. This clocking choice (Micro for 92A90 Modules and Custom for 92A96 Modules) is used whenever you select the 88100C or 88100D Support in the Configuration menu or restore a cluster setup.

The software provides two modes for acquiring 88100 data: Valid Cycles Only or All Cycles. You can change the clocking mode by changing the Cycles Included option field in the Clock menu. The selection for the Cycles Included option for the CodeBus modules do not have to match the DataBus modules.

Valid Cycles Only. This selection sets up the clocking to acquire all Success, Fault, and Reserved cycles and exclude all Wait, Null, and Stall cycles. Use this selection for most software testing and debugging.

The default setting for clocking is Valid cycles Only.

All Cycles. This selection sets up the clocking to acquire all cycles. Use this selection when you need to differentiate between Wait, Stall, and Null cycles.

A second option field, 88100 Probe Adapter, is available when using 92A90 Modules to acquire data from an 88100 system operating above 20 MHz where HSMIs are required. The selections are With HSMI or Without HSMI. This option must match your actual configuration to acquire valid data.

With HSMI or Without HSMI. To use this option, you must have one HSMI connected to two 92A90 Modules or two HSMIs connected to four 92A90 Modules. If you do not use this option when using HSMIs, the acquisition will be invalid.

Figure 4-1 shows the 92A90 Clock menu. Figure 4-2 shows the 92A96 Clock menu. A description of how valid cycles are sampled by the disassembler is in Appendix B.



Figure 4-1. The 92A90 Clock menu for the CodeBus module.




Figure 4-2. The 92A96 Clock menu for the CodeBus module.

TRIGGERING

The 88100 microprocessor support supplies a default trigger program for each multimodule setup. Each default trigger program uses one of the two communication signals dedicated for use with the disassembler. The C-to-D signal is used for communication from the CodeBus module to the DataBus module. The D-to-C signal is used for communication from the DataBus module to the CodeBus module.

The default trigger programs are set up to search for code bus values that you enter in the word recognizer fields in the Trigger menu of the CodeBus module. When these values are found, the CodeBus module sends the C-to-D signal to the DataBus module, triggers, and stores data. The trigger program of the DataBus module is set up to receive the C-to-D signal from the CodeBus module, trigger, and store data.

Due to delays in inter-module signals, the trigger point in acquisition memory for the second module will always be several samples behind the first module. Time correlation of the data from both modules, based on their timestamps, ensures an accurate representation of their relationship in time.

When selecting channel events for 92A96 Modules, do not use channel names with a prefix of an equals sign (=). Using any value other than a Don't Care (X) for the CSTALL channel when defining word recognizers for either 92A90 or 92A96 Modules will cause the acquisition module to function improperly.

Figure 4-3 shows the default trigger program for the CodeBus module.




Figure 4-3. Trigger program default setup for the CodeBus module.




Figure 4-4 shows the default trigger program for the DataBus module.

Figure 4-4. Trigger program default setup for the DataBus module.

ACQUIRING DATA

After you set up the disassembler to acquire data from your 88100 system, you can press F1: START to begin the acquisition. After satisfying the trigger program and filling acquisition memory, the DAS 9200 displays data in the format used last. You may need to press F1: STOP if the trigger or stop conditions are not met. The default display format is State. You can change the display format from the Menu Selection overlay (press the Select Menu key).

If the trigger does not occur immediately, the DAS 9200 displays the Module Monitor menu showing the progress of the acquisition. Refer to *Appendix A: Error Messages and Disassembly Problems* for a list of error messages and possible solutions.

DISPLAYING DISASSEMBLED DATA

The DAS 9200 displays disassembled data in the Disassembly menu. This menu shows the disassembled bus cycles, instruction mnemonics, operands and addresses, and data values.

You can display the disassembled data in different formats. You can select the display format and tailor it for your specific needs using the Disassembly Format Definition overlay. Detailed information on this overlay is provided later in this section.

Display Formats

The 88100 disassembler software provides four formats for displaying disassembled data:

- Hardware format shows all acquired cycle types and instruction mnemonics in the order they occurred
- Software format suppresses all reads, writes, and flushed instruction cycles, and displays a menu that looks similar to an assembly language program listing
- Control Flow format only displays the instructions that change the control flow of the microprocessor
- Subroutine format only displays subroutine calls and exceptions

You can further define how the data is displayed and cursor scrolling within the four formats by selecting various display options with the Disassembly Format Definition overlay.

Figure 4-5 shows an example of the Disassembly menu.




Figure 4-5. Disassembly menu.

Acquiring and Viewing Disassembled Data

No matter which display format you decide to use, the disassembly software displays information in the Disassembly menu in the following columns:

- Sequence Column. The sequence column shows the sequence number of the data displayed on that line. The cursor field in the upper-left area of the menu displays the sequence number of the current cursor location.
- C_Addr or D_Addr Group Columns. The C_Addr or
 D_Addr group column shows values for the address portion of
 the CodeBus or DataBus module at each sequence. You can
 display the C_Addr or D_Addr group either symbolically or as
 an eight-digit hexadecimal value.
- C_Data or D_Data Group Columns. The C_Data or D_Data group column shows values for the data portion of the CodeBus or DataBus module at each sequence.
- Mnemonics Group Column. The instruction mnemonics column shows the disassembled 88100 cycles and instructions. The disassembler software displays disassembled instructions and operands as they are described in the 88100 RISC Microprocessor User's Manual (Motorola Inc., 1990).

The disassembler displays immediate data as hexadecimal values. Register numbers are in decimal. Width and offset values of bit-field instructions and the bit number values of branch-on-bit and trap-on-bit instructions are displayed in decimal.

If the addressing mode is PC-relative (program counter plus displacement), the disassembler software calculates the effective address before displaying it (instead of displaying the displacement). This also applies to trap instructions converting trap numbers to addresses. When you select the Symbol radix for the C_Addr group, the calculated effective addresses for PC-relative branches and for software trap instructions are displayed symbolically.

• Timestamp Column. The timestamp column shows the timestamp value, when you choose to display the timestamp values. You can use the Timestamp field of the Disassembly Format Definition overlay to select Absolute, Relative, Delta, or Off.

Timestamp values show the amount of time that has elapsed between data samples. There are three ways to show the timestamp value in the Disassembly menu: Absolute, Relative, and Delta. An Absolute timestamp shows the amount of time elapsed immediately after pressing F1: START and each subsequent sample. A Relative timestamp shows the amount of time elapsed between successive samples. A Delta timestamp shows the amount of time elapsed between the data sample you mark with a delta and each previous and subsequent sample. (To place a delta mark on a sample, use F4: MARK DATA from the Disassembly menu.) If there is no delta mark and you select Delta timestamp, then the first data sample (sequence 0) is used as the default delta mark.

Cycles are assigned the value of the timestamp counter on the respective module at the time that the 92A90 or 92A96 master clock occurs. Because the timestamp counter changes in 10 ns increments on the 92A96 Module, timestamps for data acquired from an 88100 system with a clock rate that is not synchronous with the timestamp counter will be slightly skewed. For example, data acquired from an 88100 system with a clock rate of 30 MHz (33 ns) would be assigned a relative timestamp of 30 or 40 ns. This skewing is not cumulative.

Using this same example with a 92A90 Module, whose timestamp counter increments every 20 ns, data would be assigned a relative timestamp of 20 or 40 ns. This skewing again is not cumulative.

Keep in mind the following characteristics of the Disassembly menu when viewing disassembled data:

- as you scroll through data, the group names will change to reflect the module's group names from which data was acquired
- all numeric values are shown unsigned (non-negative numbers) except for delta timestamp values
- all numeric values are justified from the least significant bit
- the timestamp value is always displayed as a decimal value
- you can only select the Symbolic radix when a symbol table is available for that group

The following discussions describe the four display formats.

Hardware Display Format

In the Hardware format, all acquired bus cycles are shown in the order they occurred. Instruction mnemonics are displayed on instruction Fetch cycles and cycle-type information is displayed for all other cycles. Non-instruction bus cycles are displayed as 32-bit wide data transactions. Invalid data bytes are represented by dashes. Figure 4-6 shows the Hardware display format.

R efmem Cursor:	50166 52	Demo Di	splay	Disasm	88100C Support
Sequence		C_Data	Mnemonics		Timestamp
32	00001440	CC00026F	BSR.N	00001DFC	900 ns
33	00001444	F40F5810	OR	R0,R15,R16	60 ns
34	00001DFC	50200000	OR.U	R9,R0,0000	988 ns
35	00001E00	592903F6	0R	R9,R9,03F6	900 ns
36	00001E94	80098029	STCR	R9,CR1	40 na
37	00001E08	F400C401	JMP.N	R1	60 na
38	00001E0C	F4004000	AND	RO,RO,RO	40 ns
39	00001448	60000788	ADDU	R6.R0,0788	69 ns
49	00001440	15E60028	LD	P15,R6,0028	40 m
41	00001450	60600200	ADDU	R3.R0,0200	900 nu
42	00001454	50630003	OR.U	R3,R3,0003	1.700 թ։
43	000007B0-	_000000000	(READS	UPERVISOR-)	
44	00001458	82804600	LDCR	P20,CR0	799 n.
45	0000145C	26839999	ST	R20,R3,0000	988 n:
46	00001460	61E0FFFF	ADDU	R15,R0.FFFF	988 n.
47	00001464	D04F0008	BB8	2,R15,00001484	60 n.
48	00001468	F4004000	AMD	RO,RO,RO	40 n:
49	0000146C	F4014000	ARD	R0,R1,R0	69 n.
50	00001470	F4024000	AND	P0,R2,R0	1.300 բ։
51	00001474	D3E00004	880	31,80,00001484	48 rd
52~	-00001478-	F4174000-	(FEUSH-)-		
53	00030200	00000011	(WRITE S	UPERVISOR)	840 n
54	00001484	F4064000	AND	R0,R6,R0	760 n:
	F2 .		F4	F5	
	SPLIT		MARK	DEFINE	
	DISPLAY		DATA	FORMAT	

Figure 4-6. Hardware display format.

Software Display Format

In the Software format, only instruction fetches are displayed. All other cycle types are suppressed such as data reads, data writes, and flushed instructions. Figure 4-7 shows the Software display format.




Figure 4-7. Software display format.

Control Flow Display Format

In the Control Flow format, only instructions that change the control flow are displayed. Instructions that do not actually change the control flow are suppressed, such as a conditional branch that is not taken.

Instructions that always generate a change in the flow of control in an 88100 microprocessor are as follows:

BR	$\mathbf{J}\mathbf{M}\mathbf{P}$	RTE
BSR	JSR	

Instructions that can generate a change in the flow of control in an 88100 microprocessor are as follows:

BB1	BCND	TB0	TCND
BB0	TB1	TBND	

Figure 4-8 shows the Control Flow display format.

Refmem Cursor:	981 <i>9</i> 9 732	Demo Di	splay Disasm	88100C Support
Sequence		C_Data	Mnemorios	Timestamp
650	00001E80	F400FC00	RTE	200 na
678	00001084	F600D680	TB0 0,R0,00000400	10.640 ps
682	600000008	04000790	(U#1 INTERRUPT EXCEPTION)	2.300 ps
	99999998	04000790	BR.N 00001E78	
686	00001E80	F400F000	RTE	209 na
688	00001084	F8880888	TB0 0.80,00000400	100 na
691	00000400	C49996A7	(U#188 USER DEFINED)	1.100 ps
	00000400	040006A7	6R.N 66661E9C	
709		F488F088	RTE	ნ.960 pa
732-	B0138624-	8861733A-	-ILLEGAL INSTRUCTION	- 14.300 ps
734	00000028	04000794	1 U#5 ONIMPLEMENTED OFFICEE 1	1.400 μ.
	00000028	04000794	BR.N 00001E78	
738	00001E80	F400F000	RTE	ವೆಟ್ na
764	68666648	04999780	(U#9 INTEGER OMERFLOW)	31 . 690 թա
	000000048	64000780	BR.M 00001E78	
768	00001E80	F480F000	FITE	208 ns
771	80138660	F0000000C	TB0 0.80 00000000	1.មាមម៉ែ ស្ថ
773	89899989	04000792	/ U#6 FRIVILEGE UIOLATION -	568 (6
	88888888	04000792	BR.N 00001ETa	
777	99991E89	F488FC88	RTE	200 na
781	B0138660	F000D082	TB0 0,80,00000410	1.540 թ։
783	00000410	C40906B6	(U#130 USER DEFINED)	1.600 թժ
	88088418	C40006B6	BR.N 00001EE8	
	F2		F4 F5	
	SPLIT		MARK DEFINE	
	DISPLAY		DATA FORMAT	

Figure 4-8. Control Flow display format.

Subroutine Display Format

In the Subroutine format, only subroutine branches, jumps, and returns are displayed. All hardware traps, internal or external, and all software traps that are taken are displayed. Software traps that are not taken are not displayed.

Instructions that generate a subroutine branch, jump, or return in an 88100 microprocessor are as follows:

BSR JSR RTE

Figure 4-9 shows the Subroutine display format.




Figure 4-9. Subroutine display format.

Disassembly Format Definition Overlay

The Disassembly Format Definition overlay allows you to tailor the Disassembly menu. To access this overlay, press F5: DEFINE FORMAT from the Disassembly menu.

You can use this overlay to do the following:

- choose the format (mode) in which the Disassembly menu displays disassembled data
- set the interval in which the data cursor will scroll through disassembled data
- display and define the format of the timestamp
- highlight various types of disassembled cycles or gaps
- continue disassembly across gaps in the acquisition
- change the order in which the channel groups are displayed in the Disassembly menu
- · change the radix for each group
- choose which symbol table to use for each group where symbolic is the selected radix




Figure 4-10 shows the Disassembly Format Definition overlay.

Figure 4-10. Disassembly Format Definition overlay.

- Display Mode. You can display the disassembled cycle types or instruction mnemonics in Hardware, Software, Control Flow, or Subroutine modes.
- Timestamp. You can display the timestamp as an Absolute, Relative, or Delta value. You can also set the timestamp display to Off. Refer to the description of the timestamp column earlier in this section for definitions of these selections.
- 3 Scroll By. You can scroll by Sequence, Instruction, Control Flow, or Subroutine.
- Highlight. You can highlight All, Instructions, Control Flow, or Subroutines. Only the selected type of samples are shown as white text with a black background with highlighting on. All other samples are shown as gray text with a black background.

Acquiring and Viewing Disassembled Data

- Highlight Gaps. You can choose to highlight or not to highlight gaps. Gaps are caused by qualifying data storage in the Trigger menu and are indicated by a gray background behind the address values.
- Disasm Across Gaps. You can choose to continue or to discontinue to disassemble instructions across gaps.

 Disassembling instructions across gaps causes the disassembler to align the last address or data sample before the gap with the address or data sample immediately following the gap. Disassembled data will be invalid if these samples do not logically match.
- 7 Vector Area Base. You must enter the full base address for the vector. The default vector area base value is 0. Refer to the MC88100 RISC Microprocessor's User's Manual (1990) for information about the vector base address. The size is limited to 4 Kbytes.
- Group Name. You can specify the name of the group that displays in the column in which the cursor is positioned. When you move a group, the group is inserted in the new column position and removed from its old position. All the groups to the right of the inserted group are moved over one column position to the right.
- Group Radix. You can select the radix in which each group displays. The radix selections for most groups are Binary, Octal, Hexadecimal, Symbol, and Off. The only selections for the D_Data group are Hexadecimal or Off. The only selections for Mnemonics group are ASCII or Off. You should only select the symbolic radix when a symbol table is available for that group. The timestamp value always displays in decimal.
- **Symbol Table.** You can specify a symbol table to use for each group where symbolic is the selected radix.

Function Keys

F1: ESCAPE & CANCEL. Closes the overlay and discards any changes you have made since entering it.

Acquiring and Viewing Disassembled Data

- F5: RESTORE FORMAT. Displays a list of saved disassembly formats. Use the cursor keys to select the desired format to restore and press the Open/Close or Return key.
- **F6: SAVE FORMAT.** Saves the current selections for the Disassembly Format Definition overlay in a file on disk. You can enter a file name up to ten characters long.
- F7: DELETE FORMAT. Displays a list of saved disassembly format files for the current module or cluster setup. Use the cursor keys to select the desired format to delete and press the Open/Close key. You cannot delete the Default format.
- F8: EXIT & SAVE. Exits the overlay and executes or saves any changes made.

Bus Cycle Types

Table 4-1 describes the bus cycle types for the code bus that the disassembler software disassembles and displays.

Table 4-1
Bus Cycle Types for the Code Bus

Cycle Type	Description
CODE WAIT	A cycle in which more time is needed to return valid data. This cycle type will not be acquired if Valid Cycles Only is selected in the 88100C Clock menu.
CODE FAULT	A cycle in which the data value received by the CPU is invalid due to a Translation Table search encountering an invalid descriptor or a violation of memory protection.
CODE RESERVED	A bus reply state reserved for Motorola's use. If the 88100 system is operating properly, this cycle should never occur
FLUSH*	An 88100 "success" cycle in which a fetch was performed but not executed due to a change in program flow.
STALL*	An 88100 "success" cycle in which the instruction pipeline is full and the processor is unable to execute the fetched instruction. This cycle type will not be acquired if Valid Cycles Only is selected in the 88100C Clock menu.
CODE NULL	A cycle in which the bus is inactive. This cycle type will not be acquired if Valid Cycles is selected in the 88100C Clock menu.
RESET	A cycle in which the CPU is being reset.
ILLEGAL INSTRUCTION	An 88100 "success" cycle in which a fetch was performed and executed, but which the disassembler does not recognize. This may or may not result in a trap for the 88100.

^{*}These cycles are calculated or predicted by the disassembler. They cannot be used for triggering in the module's Trigger menu and they are not displayed in the State menu.

Table 4-2 describes the bus cycle types for the data bus that the disassembler software disassembles and displays.

Table 4-2
Bus Cycle Types for the Data Bus

	Dad Cycle Types for the Data Das					
Cycle Type	Description					
DATA WAIT	A cycle in which more time is needed to return valid data. This cycle type will not be acquired if Valid Cycles Only is selected in the 88100D Clock menu.					
DATA FAULT	A cycle in which the data value received by the CPU is invalid due to a Translation Table search encountering an invalid descriptor or a violation of memory protection.					
DATA RESERVED	A bus reply state reserved for Motorola's use. If the 88100 system is operating properly, this cycle should never occur.					
WRITE SUPERVISOR	A cycle in which a write to supervisor memory occurs.					
WRITE USER	A cycle in which a write to user memory occurs.					
WRITE SUPERVISOR LOCK	A cycle in which the write to memory is the store portion of an indivisible load/store operation in the Supervisor mode.					
WRITE USER LOCK	A cycle in which the write to memory is the store portion of an indivisible load/store operation in the User mode.					
READ SUPERVISOR	A cycle in which a read from supervisor memory occurs.					
READ USER	A cycle in which a read from user memory occurs.					
READ SUPERVISOR LOCK	A cycle in which the read from memory is the load portion of an indivisible load/store operation in the Supervisor mode.					
READ USER LOCK	A cycle in which the read from memory is the load portion of an indivisible load/store operation in the User mode.					
DATA NULL	A cycle in which the bus is inactive. This cycle type will not be acquired if Valid Cycles is selected in the 88100D Clock menu.					
RESET	A cycle in which the CPU is being reset.					

Figures 4-11 and 4-12 show how some of these disassembled cycles are displayed by the DAS 9200. Refer to Appendix B: How Data is Acquired to see when the various signals used to disassemble data are sampled.

Refmem Cursor:	98100 918	Demo Di	splay	Disasm	88108C Support
Sequence	D_Addr	D_Data	Mnemon: =		Timestamp
914	00001000	F400666E	HUU	FU-F1 1 F14	සුව 112
915	00001DD4	25H003B8	ST	P10 (RA (NUB))	40 na
916	99991DD8	F40D600E	HDDU	P.0 , P.13 , R.14	68 ns
917	00001DDC	F400600E	HDDU'	68.R10 P14	40 ns
916-	000000388	66666666	-1 Dat .	3.7.3	40+na
919	999910E9	F400600E	HDD1	80 F1J.814	968 ns
920	000000018	04000798	€ U#2 0 48	e AuGESS I	1.800 բ.
	88888818	04000798	И. 93	00001E78	
921	0000001C	60400002	નામા	RS RA 8896a	en Oue
928	00001E78	F4874686	HHD	69 T9.69	to Time
923	00001E70	80008068	STCR	FB JOP 3	40 ta
924	00001E80	F400F000	RTE		±ាស៊ី សុខ
925	00001E84	F6404400	I FLUI⊟ '		40 ns
926	00001DE0	F40D600E	⊭ 0€0	-6.F15.F14	60 na
927	000010E4	F400600E	⊢£ £00	FM.F17 F14	45 to
928	00001DES	83604000	LECR	⊬ಟ್ C₽6	იმ იმ
929	00001DEC	F4000016	JMP	REE	40 na
930	88881DF8	F460666E	<pre>// FEUGH</pre>		60 ns
931	09999999	99999999	C CODE FH	on, T. J.	500 ns
932	000000004	00000000	I CODE FA	OUNT 4	40 ns
933	600000010	04000702	+ 14H2 (14)	TRULTION AUGE .	: පිළුව ns
	00000010	04000702	EF.H	00001Flo	
934	00000014	60400001	HE-E43	P5,80 0001	ಇಟ್ಟ ಗತ
	F2		F4	F5	
	SPLIT		MARK	DEFINE	
	DISPLAY		DATA	FORMAT	

Figure 4-11. Displayed DATA FAULT, CODE FAULT, and FLUSH cycles.

R efmem ursor:	88100 1214	_Demo Di	splay	Disasm	88100C Support
equence	C_Addr	C_Data	Mnemoria	C.S.	Timeston
1204	000016A8	636089AB	ADDU	827.88 BARE	160 r
1205	000302A8	6B056D36	+ PEHC	-UPERVISOR LOUSEL	500 r
1206	000302A8	68056D36	1 UPITE	SPERVISOR LOCKEL	400 r
1207	000016AC	5F7BCD01	OP.U	P21 (F37 CD01	169 r
1208	00001680	610000008	A0DU	88000. 69.8A	4Đ t
1209	00001684	F7638608	MEM	827 F30F31	60 :
1210	00001688	6100001F	HCCUI	614 .69 991F	40 i
1211	00030280	BB	FEHL	WIFERUITUR 125 FEF	340 (
1212	08888888	FF	: WFIT	DEBOTOUR FOLKET	466
1215	000016BC	F6A3020E	JMEH.E	F 1 F (F141	160
	00001600-	-F6A3030E	JHEM .FT	UL + F21 F J[F141	-69
1215	00030200	СD0189нВ	: PEHC	AUMEROLIS OF ALLEY EL	440
1216	00030200	CD0189H8	(MPITE	PERMITOR LONGE	4 <u>0</u> 19
1217	00001604	F7630784	'MEM.U	F 1 F 1 F 1 T	16.0
1218	00030280	FF · ·	1 89 66		4193
1219	ยยิน303BD	944			\$1414
1220	00001608	F763010.1	METT +		1634
1221	999392B1	FF -			1.411
1288	000302Bt	F₽	LH T		\$ 4x4x4
1227	00001600	F7030504	f1F 1		1939
1224	មូមិទ្រង់ម៉ូងខុន	CD4x10 Pet			140
1685	0003048:	CD818994	College 141		1 4,31,1
1826	999392H1	·· HE	1 FF14		4061
	F2		1.4	1 %	
	SPLIT		MARK	HETTINE	
	DISPLAY		LHELE	: URMAT	

Figure 4-12. Displayed READ SUPERVISOR LOCKED, WRITE SUPERVISOR LOCKED, READ USER LOCKED, and WRITE USER LOCKED cycles.

Byte Ordering and Address Signals DA0 and DA1

You can select either Big- or Little-Endian byte ordering for data reads and writes. Big-Endian byte ordering is when the lowest address is the most significant byte. Little-Endian byte ordering is when the lowest address is the least significant byte. The only difference between these two selections is how the two low-order address bits (DA0 and DA1) are synthesized by the probe adapter. The position of this jumper does not control the operation of the 88100 CPU, which is internally controlled by a bit in its program status register.

The DA0 and DA1 address signals do not exist on the 88100 microprocessor. These two address channels are synthesized by the probe adapter, based on the setting of the byte-order jumper (J1380) for data reads and writes. The default jumper setting is Big-Endian.

CodeBus addresses are always an integral multiple of 4. This means that you can only trigger on an address that ends with a 0, 4, 8, or C for instruction fetch cycles. DataBus cycles are byteaddressable based on the position of the byte-order jumper.

Displaying the C_Addr and D_Addr Groups Symbolically

The C_Addr and D_Addr groups can be displayed as symbol values similar to the way the C_Ctrl and D_Ctrl groups can be displayed as symbol values. You can use the Symbol Editor menu to create symbol tables to assign symbols to specific addresses or various address ranges; then use the Channel menu to change the default radix of the C_Addr or D_Addr groups to SYM and assign to it the newly created symbol table. All effective addresses are sent to the table before being displayed. Refer to your DAS 9200 System User's Manual for a description of how to create symbol tables.

You can also change the radix of the C_Addr or D_Addr groups to Sym in the Disassembly Format Definition overlay. Figure 4-13 shows the C_Addr group displayed symbolically. The symbol table file used for the C_Addr group in this figure is the 88100_Demo symbol file. It is only valid for the 88100_Demo reference memory file.




Figure 4-13. C_Addr group displayed symbolically.

Moving the Cursor to Suppressed Sequences

When displaying data in Software, Control Flow, or Subroutine formats, some sequence location numbers will be suppressed. You can still enter a specific sequence location number that has been suppressed. The cursor moves to the sequence nearest the suppressed sequence that can be displayed. If there is a large block of suppressed sequences near the desired sequence, there is a noticeable delay while the system searches for a sequence that can be displayed.

Marking Cycles

You can mark a data sample to easily identify data samples, to move quickly to a data sample, to manually correct a disassembled bus cycle, or to calculate delta timestamp measurements. You can mark a data sample with an A through M, a delta mark (Δ), or to mark flushed opcodes using the F4: MARK DATA feature of the Disassembly menu. An "m" is placed next to any sample that has had the bus cycle manually changed with an opcode mark.

An Undo Mark selection is also available for opcode marks. You can use both data and opcode marks on a data sample.

Manually Overriding Disassembled Instructions

Although the disassembler generally disassembles bus cycles correctly, there are situations where disassembled bus cycles are invalid. The most common occurrence is caused by a hardware trap (interrupt or external). This can also occur with nested software traps. And, when using storage qualification in the Trigger menu.

To manually correct invalid disassembly, you can use the F4: MARK DATA key to change an erroneously disassembled bus cycle. You can mark each instruction of an instruction fetch cycle as a FLUSH cycle. This is defined as a cycle where the instruction is flushed, not executed. The disassembler never marks a cycle that should be disassembled as flushed. The disassembler will not let you change non-instruction cycles such as a read or write.

You can also select Undo Marks which removes the mark from the sample on which the cursor is positioned.

To correct a bus cycle, follow these steps:

- 1. Place the cursor on the data sample you want to change in the Disassembly menu.
- 2. Press F4: MARK DATA and select a type of mark.

When you press F4: MARK DATA, a list of selections appears. The list will change from sample to sample to reflect logical opcode or data mark selections for that individual sample. Unlike data marks that can only be used once, opcode marks can be used as often as necessary.

If the data sample already has an opcode mark on it, then the selection list appears with the cursor on that mark. To remove the opcode mark from the sample on which the cursor is positioned in the Disassembly menu, select Undo Mark.

3. Press the Return key.

The data sample will reflect the corrected bus cycle, and other samples may be affected depending on the correction. An "m" is placed at the beginning of the data sample that had the disassembled bus cycle manually changed. Figure 4-14 shows two pre-fetched instructions following a hardware trap (interrupt) corrected using the F4: MARK DATA key.




Figure 4-14. Two pre-fetched instructions corrected after using the F4: MARK DATA key.

Marking a Data Sample

Marks can be used to make data samples easy to identify, and to quickly move the cursor to a marked sample. A special mark, the delta mark (Δ), is also used to calculate delta timestamp values.

The available marks are A through M and Δ . When you mark a data sample, the mark is attached to the acquired data and the mark shows with the data sample in all display menus until you change it. If you are viewing the data in a split-screen display, such as when performing a search, the mark is attached only to the window in which it is placed and will not be carried over to the other window.

A small arrow appears at the beginning of the line of the marked data sample to make the mark more visible. The arrow disappears when both a data mark and an opcode mark are placed on the same sample.

To place a mark on a data sample, follow these steps:

- 1. Place the cursor on the data sample you want to mark in the Disassembly menu.
- 2. Press F4: MARK DATA and select a mark.

When you press F4: MARK DATA, a selection list appears. The cursor in the selection list is always on the next unused mark provided you don't access another display menu and place a mark in it. If you select a mark that has already been used, the previously marked sample will be unmarked and the current sample will be labeled with that mark when you close the selection list. A data mark can be used only on one data sample.

3. Press the Return key.

You can remove all the data marks in the Disassembly menu by using the State menu. To remove all data marks, follow these steps:

- 1. Press the Select Menu key to return to the Menu Selection overlay.
- 2. Select the State menu and press the Return key.
- 3. Press F5: DEFINE FORMAT.
- 4. Press F2: REMOVE MARKS and press the Return key. All the data marks will disappear.
- 5. Press the Select Menu key to return to the Menu Selection overlay.
- 6. Select the Disassembly menu and press the Return key. No data marks appear in the Disassembly menu; they have all been removed.

You can use the Δ mark to make delta timestamp measurements. After placing a Δ mark on a data sample, you can select the Delta selection in the Timestamp field of the Disassembly Format Definition overlay. When you press F8: EXIT & SAVE, the Disassembly menu samples will show the amount of time elapsed between the data sample with the Δ and each previous and subsequent sample.

To quickly move from one data mark to another, enter the mark for the new location in the Cursor field of the Disassembly menu. Enter an $^{\wedge}$ in the Cursor field to move the cursor to a Δ mark.

Searching Through Data

The disassembler does not have a Disassembly Search Definition overlay. However, you can effectively search through disassembled data by using the following procedure:

- 1. Press F2: SPLIT DISPLAY to use the Split-Screen overlay.
- 2. Select the Disassembly menu for one half of the split-screen display and the State menu for the other half.
- 3. Press F5: SPLIT HORIZ to split the screen into two horizontal displays.
- 4. Press F2: LOCK CURSORS. A selection list appears.
- 5. Select lock cursors at the same sequence.
- 6. Press the Return key.
- 7. Press F8: EXIT & SAVE to display the menus in a split screen.
- 8. If the active menu is the Disassembly menu, press F3: SWITCH WINDOW to make the State menu active. The active menu is the one with the yellow cursor and Cursor field.
- 9. Press F6: DEFINE SEARCH to use the Search function of the State menu to search for the desired sequence.

To search on C_Ctrl or D_Ctrl group values, change the radix to binary and refer to Tables 3-1 and 3-2 to find the binary equivalent values for the cycles you want to locate.

When searching for data in a clustered module setup in the State menu, the searches are conducted only for the master module. You can, however, define either module to be the master module. Refer to the description of the State Search Definition overlay in your module user's manual for a description of how to search through state data. Also refer to that manual for a description of how to return to a full screen display.

To abort a search, press the Esc (escape) key.

Figure 4-15 shows the screen split into State and Disassembly windows with the cursors locked on the same bus cycle.




Figure 4-15. State and Disassembly split-screen display used to perform searches.

PRINTING DATA

To print disassembled data use the Disassembly Print overlay. To access this overlay, press the Shift and Print keys at the same time from the Disassembly menu.

You can choose one of two destinations for the disassembled data: the RS-232 Auxiliary Port, or a file stored on the hard disk. The data is formatted the same in both cases. Appendix C in the DAS 9200 System User's Manual contains information on connecting the RS-232 Auxiliary Port to a printer.

If the Send Output To field is set for a file, you need to name the file (the default name is Output). The file is stored in the Print Output directory. This file can be renamed, deleted, copied to a floppy disk, and so on from the Disk Services menu.

If the Send Output To field is set for the RS-232 Auxiliary port, the printer attached to this port receives the data for printing. To set the rate of transmission (baud rate) for the Auxiliary port, select the Communications menu and set the baud rate to match the data rate of your printer.

Acquiring and Viewing Disassembled Data

The parameters you can define in the Disassembly Print overlay are as follows:

- characters per line
- lines per page
- spaces to indent
- new line characters
- new page characters
- · comment for page headings
- beginning and ending sequence numbers

If the width of the data exceeds the width of the specified line length (maximum 300 characters), greater than symbols (>) are printed to indicate that the data continues past the edge of the page. If you define more characters per line than can fit on a page, the data will either print on the next line or run off the edge of the page, depending on the type of printer being used.

To print the display screen, make the appropriate selections for the Saved Printer Settings (top of the Disassembly Print overlay) and the output specification, and press F5: PRINT. During printing, you can abort the printing sequence at any time by pressing F5: STOP PRINT.

NOTE

The DAS 9200 does not detect printer errors and will not give any error or warning messages if the print sequence cannot be completed.

For information on printer cable connections, refer to Appendix C in your DAS 9200 User's Manual.






Figure 4-16. Disassembly Print overlay.

Section 5: HARDWARE ANALYSIS

You may need to perform hardware analysis on your 88100 system prior to, during, or after attempting to integrate your software with the 88100 system hardware. When performing hardware analysis you may want to use the data acquisition module to acquire data with a finer resolution. When more data samples are taken in a given period of time the resolution of the display increases, and you can see signal activity that would otherwise go undetected.

CLOCKING

To change the data sampling mode, use the Clock menu.

The default Clock menu is shown in Figures 4-1 and 4-2. Your data acquisition module user's manual contains an in-depth description of the Clock menu. The default clocking mode is Micro (92A90) or Custom (92A96) when microprocessor support is used. Micro or Custom clocking can be used for some kinds of hardware analysis.

When using the data acquisition module for hardware analysis, you may want to use the External clocking mode. The External clock selection samples data on every active clock edge on the clock inputs when using the rising edge of the 88100 clock. Data acquired using External clocking should not be viewed in the Disassembly menu.

Micro or Custom Clocking

Micro or Custom clocking of Valid Cycles Only stores one data sample for each bus transaction, which can take one or more clock pulses. This clocking selection may not be productive for hardware analysis. Refer to Appendix B for a more in-depth description of how Micro or Custom clocking acquires data. To use Micro or Custom for hardware analysis, select All Cycles in the Cycles Included option field. With All Cycles selected, data is acquired on each clock pulse, de-pipelining occurs, and for Wait replies, address and control information is sampled only on the first Wait reply and not on subsequent replies for that Wait cycle. All Null cycles, Wait replies, and pipeline Stall conditions are acquired.

Figure 5-1 shows data sampled with All Cycles selected in the Cycles Included field of the Custom Clocking menu This data is not from the 88100_Demo reference memory file.

88100 Curson:	204e: 7695	kushew Di	iplay.	Disasm	die	88100C Support
Sequence	C_Addr	C_Data	Mnemonics			Timestamp
7677 7678 7679 7680 7681 7682 7683 7685 7685 7687 7688 7689 7690 7691 7692 7693	00001E80 00001E84 00001DE8 00001DE8 00001DE8 00001DE8 00001DE8 00000000 00000000 00000000 00000000 0000	F489F088 F6404409 F400688 F400606 93604909 F4806816 F460698 P480698 9080899 9080899 9080899 9080899 9080899 9080899	RTE (FLUSH) ADDU ADDU LDCR JMP (FLUSH) CODE MA COODE MA	R8,R13,R14 P8,P13,P14 R27,CP6 R22 IT (IT) IT) IT) IT) IT) IT) IT) IT)		11mestamp 50 na 50 ns
7694 7695- 7696 7697 7698	C9999994 C99999998- 999999919 99999919 99999914	00000000 000000000 00000000 040007C2 	(000E FAI - L-CODE-MUI (STALL) (U#2 INS - ER.N - ADDU		58 J	50 ns 50 ns 50 ns 50 ns 50 ns
F1 \$TART 88100	F2 SPLIT DISPLAY		F4 MARK DATA	F5 DEFINE FORMAT		30 113

Figure 5-1. Data sampled with All Cycles selected.

You can use storage qualification in the Trigger menu to eliminate storing information for Null cycles and/or Wait replies. However, pipeline Stall conditions cannot be qualified out or used as a condition on which to trigger. When acquiring data in this manner, you should specify no highlighting of gaps and to disassemble across gaps in the Disassembly Format Definition overlay.

You can still view the acquired data in the Disassembly menu if you only use storage qualification to eliminate Null cycles and/or Wait replies. However, if storage qualification affects control flow, the disassembler may not be able to tell which instruction cycles are executed or flushed.

All Cycles does not have to be selected for both the CodeBus and DataBus modules. When using HSMIs, the All Cycles clocking selection must match on both CodeBus modules or on both DataBus modules.

Storage qualification does not have to be identical for both the CodeBus and DataBus modules. When using HSMIs, the storage qualification must match on both CodeBus modules or on both DataBus modules.

External Clocking

When you select External as the clocking mode, the acquisition modules acquire and store data based on the clock channel up to 100 MHz for the 92A96 Module or 20 MHz for the 92A90 Module. This clocking selection is commonly referred to as synchronous. When using HSMIs, each 92A90 Module stores on every other cycle, and therefore, operates at half the clock frequency of the CPU.

The acquisition module samples data on every rising edge of CLK when you select the rising edge of =CLK for the 92A96 Module or CLK for the 92A90 Module as the clock channel. This means that address and control lines are sampled on every rising edge of the clock pulse, even during Wait replies.

When Wait replies occur the address and control information will not occur on the same sample as the data and reply information. Only during Success, Fault, and Reserved replies will the address and control information occur on the same sample as the data and reply information.

You can also use the other clock channels and qualifier channels as clock qualifiers to further modify clocking for your 88100 system. However, you cannot change the signals to which they connect. With the 92A96 Module, the other clock channels and qualifier channels have a prefix of an equals sign (=). With the 92A90 Modules, there is no prefix.

TRIGGERING

All the Trigger menu selections currently available for that data acquisition module are still valid for hardware analysis. Refer to your module user's manual for a list and description of the selections.

When selecting channel events for 92A96 Modules, do not use channel names with a prefix of an equals sign (=). Using any value other than a Don't Care (X) for the CSTALL channel when defining word recognizers for either 92A90 or 92A96 Modules will cause the acquisition module to function improperly.

ACQUIRING DATA

You can acquire data as described in the Acquiring Data description in Section 4.

DISPLAYING DATA

Hardware analysis taken with External clocking requires that you view data in either the State or Timing menus. Hardware Analysis taken with Micro or Custom clocking can be viewed in the Disassembly menu as well as in the State or Timing menu.

In the Timing menu, every channel is shown as an individual waveform, or as part of a bus form, or as both. Waveforms and busforms are described in your module user's manual. You can delete any waveforms and reorder them.

In the State menu, all channel group values are shown based on the selected radix in the Channel menu or the State Format Definition overlay. No instruction mnemonics are displayed. CodeBus and DataBus are displayed separately and according to the order in which they occurred during de-pipelining.

VIEWING AND SEARCHING THROUGH DATA

You can view and search through State and Timing data as described in your module user's manual.

PRINTING DATA

To print state data, you can use the State Print overlay. To print timing data, you can use the Timing Print overlay. To access either print overlay, press the Shift and Print keys at the same time from the State or Timing menu. Refer to your module user's manual for a complete description of these overlays.

Appendix A: ERROR MESSAGES AND DISASSEMBLY PROBLEMS

This section describes error messages and disassembly problems you might encounter while acquiring data.

MODULE ERROR MESSAGES

These error messages will appear in the Module Monitor menu when there are problems with acquiring data or satisfying the trigger program. The error messages are listed in alphabetical order.

Slow Clock

This message appears when the active clock channel (or channels) is not changing or is typically changing at 1 ms or slower intervals, or one of the 88100 clock qualifiers is in the wrong state. Check for the following:

- 1. The 88100 system is powered on and running. Be sure the system is not in the reset state.
- 2. A cluster setup is restored in the Save/Restore menu and that 88100C and 88100D Support are selected in the respective Configuration menus for the CodeBus and DataBus modules.
- 3. Micro is selected in the Clock menu for the 92A90 Modules or Custom is selected in the Clock menu for the 92A96 Modules, and the appropriate clocking options are selected.
- 4. The connections between the CodeBus (lower-numbered slot) and DataBus (higher-numbered slot) modules, and probe adapter housings (labeled CODE BUS and DATA BUS) are correct.
- 5. The connections between the 90-channel interfaces and 92A96 probe cables have matched color labels and are properly keyed.
- 6. The connections for the power cable between the 90-channel interface and the 92A96 Module.
- 7. The connections between the 92A96 probe cables and probe connectors have matched color labels, matched slot numbers, and are properly keyed.
- 8. The orientation of pin A1 on the 88100 in the probe adapter is correct.
- 9. The lever on the ZIF socket is locked.

Error Messages and Disassembly Problems

- 10. The orientation of pin A1 on the probe adapter in the 88100 system is correct.
- 11. No bent or missing pins on the 88100 microprocessor or on either of the probe adapter sockets.

Waiting for Stop

This message appears when the trigger condition is satisfied and memory is full but the Manual Stop mode is selected in the Cluster Setup menu when using Autorun. The solution is to manually stop the DAS 9200 by pressing F1: STOP.

This message can also appear when other modules in the cluster have not filled their memories. The solution in this case is to wait for the other modules to fill their memory. If the message does not disappear in a short time, press F1: STOP.

Waiting for Stop-Store

This message appears when the trigger condition is satisfied but the amount of post-fill memory specified in the trigger position field is not yet filled. Press F1: STOP to view the acquired data, then check for the following:

- 1. The trigger program in the Trigger menu is correct.
- 2. The storage qualification in the Trigger menu is correct.
- The system or the module does not have an exception or fault. The 88100 system or data acquisition module might have experienced a hardware or software exception or fault after the trigger condition was satisfied.

Waiting for Trigger

This message appears when the trigger condition doesn't occur. Check for the following:

- 1. The 88100 system is powered on and running. Be sure the system is not halted.
- 2. The trigger conditions are being satisfied. The Module Monitor menu shows which state events are not occurring. Press F1: STOP, access the Trigger menu, and redefine the conditions for that state. Also refer to the description on *Triggering* in Section 4.

DISASSEMBLER ERROR MESSAGES

These error messages will appear in the Disassembly menu when there are problems with disassembling acquired data. If there is more than one error message, a window will appear listing the messages inside it. If there are more messages than can be displayed in the window, use the Return key to page to the other messages. When you want to close the message window, press the Esc key (escape). The system will always try to recover from an error and will display what action it took to do so in the message window. You will have to make other changes to remedy the problem in the system to override these DAS 9200 recovery actions.

OTHER DISASSEMBLY PROBLEMS

There may be problems with disassembly for which no error messages are displayed. Some of these problems and their suggested solutions follow:

Incorrect Data

If the data acquired is obviously incorrect, check the following:

- 1. The 92A90 Modules are deskewed when acquiring data from 88100 systems operating above 25 MHz. Refer to the deskew discussion in Section 3 for a description of how to deskew 92A90 Modules.
 - 92A96 Modules do not need to be deskewed.
- 2. The lever on the ZIF socket is locked.
- 3. No bent or missing pins on the 88100 microprocessor or on either of the probe adapter sockets.

No Data

If no data is displayed after satisfying the trigger program, check the following:

- 1. The modules are correlated.
- 2. The trigger positions in conjunction with the trigger programs to make sure that data overlaps.

Other Suggestions

If the previous suggestions don't fix the problem with acquiring disassembled bus cycles or instruction mnemonics, try the following:

1. Restore the appropriate cluster setup file from the Save/Restore menu to restore the DAS 9200 to a known state. For single card setups, reload the module setup by selecting 88100C Support or 88100D Support in the module's Configuration menu to restore the DAS 9200 to known state.

2. Possible ac loading problems may be remedied by removing the ZIF socket from the probe adapter. If this doesn't ease the loading problem sufficiently, you should remove one or both of the protective sockets from the probe adapter. These sockets may add enough additional inductance to your 88100 system to affect it. Refer to Appendix C for a description of the proper way to remove sockets from the probe adapter.

If the DAS 9200 still is not acquiring data after trying these suggestions, there may be a problem with the 88100 system. Try performing hardware analysis with your DAS 9200 system to ensure that the 88100 signals are valid at the time the probe adapter samples them.

Refer to Section 5: Hardware Analysis for information on data sampling using the External clocking selection in the Clock menu. Also refer to Appendix B: How Data is Acquired to see when the disassembler samples the various 88100 system signals.

ACQUIRING DATA AT HIGH SPEEDS

When acquiring data from an 88100 system that operates at high speeds, the ac and dc loading of the probe adapter can distort the waveform of the 88100 Clock signal. In extreme cases, especially when operating above 25 MHz, this can cause the probe adapter to acquire incorrect data; it can also cause the 88100 system to operate improperly. If either the acquisition module or the 88100 system operates improperly, examine the clock waveform for distortion. If distortion of the clock signal is occurring, here are some possible solutions.

If the 88100 system has a back-matching series termination resistor at the output of the clock driver circuit, the effects of probe loading can be reduced by decreasing the value of this resistor or removing it entirely. However, this can have adverse effects on other clock circuit loads. You can avoid this problem by using separate series termination resistors for the CPU and the remaining loads. The resistors could be connected to a single clock driver output or to a device with multiple outputs.

Another solution is to place the clock driver as close as possible to the CPU. This reduces the series termination resistance required and therefore the effects of additional loading due to the probe.

NOTE

It is important that the 92A90 modules be deskewed before acquiring data from a SUT operating above 25 MHz. You can perform the deskew on a warmed-up DAS 9200, save the values in a deskew file, and restore them prior to each use. Refer to the description on Deskewing 92A90 Modules for directions on how to do this.

Appendix B: HOW DATA IS ACQUIRED

This appendix tells how the 92A90 or 92A96 Modules acquire 88100 signals. The modules log in signals from multiple groups of channels at different times when they are valid on the 88100 bus. The modules then send all of the logged-in signals to the trigger machine and to the acquisition memory of each module for storage.

BUS CYCLE TYPES

The module determines various cycle types through a deductive algorithm. The module first checks the cycle to determine if it is a Null cycle. If it is not a Null cycle, then the module checks to see if the cycle is a Success, Fault, Reserved, or Wait cycle. If it is a Success cycle, the module checks to see if the cycle is a Stall cycle. And, if the cycle is not a Stall cycle, then the disassembler determines if it is an instruction mnemonic or a flushed instruction.

MICRO OR CUSTOM CLOCKING

The 92A90 Module Micro clocking and the 92A96 Module Custom clocking with the 88100 uses four sample points. The first sample point is at the beginning of the cycle where the address bus and various control signals are logged in. The second sample point logs in the data bus and one control signal. The third sample point logs in the reply signals and some other control signals, and the fourth sample point logs in the remaining control signals. After being logged in, these signals are sent to the trigger machine and acquisition memory as a master sample (one complete data acquisition record). Figure B-1 shows these four sample points and the master sample.




Figure B-1. 88100 bus timing. The 92DM35A samples signals at the points shown above. When the 92DM35A-generated Master Clock occurs, the sampled signals are combined to form one complete data acquisition record.

Table B-1 shows what signals are acquired at each sample point shown in Figure B-1.

Table B-1 Sample Points

Sample Point	Signals Acquired
1	ADDR (31–0), CFETCH, CS/U~, DS/U~, DR/W~, DBE3–0, DLOCK~
2	DATA (31–0), ERR
3	CR1-0, DR1-0, RST~, INT
4	PCE, AUX1, AUX0, PLLEN

The Micro or Custom clocking algorithm has two variations: Valid Cycles Only or All Cycles. The following descriptions apply to the clocking programs for both modules.

Valid Cycles Only

When a Success, Fault, or Reserved reply occurs, the module samples signals according to Figure B-1.

When a Wait reply occurs, the module samples the ADDR, CS/U~, CFETCH, DS/U~, DLOCK~, DR/W~, DBE3-0, ERR, PCE, PLLEN, and AUX0 signals. Upon any following Wait replies, the module does not sample any signals. When the first subsequent Success, Fault, or Reserved reply occurs, the module samples the DATA, RST~, INT, DR1-0, CR1-0, and AUX1 signals and combines them with the previously sampled signals to make up the acquisition record.

When a Null cycle occurs, as indicated by the deassertion of DBE3-0 on the Data bus, or by the deassertion of CFETCH on the Code bus, the module does not sample any signals.

When a pipeline stall occurs, as indicated by the current cycle's Code bus address matching the previous cycle's Code bus address, the acquisition module does not sample any signals.

All Cycles

When you select All Cycles in the Cycles Included field of the Clock menu, the module samples signals as described in Figure B-1 for all cycles except Wait, Null, and Stall cycles. Wait cycles are sampled as described for Valid Cycles Only except that the module samples the DATA, RST~, INT, DR1-0, CR1-0, and AUX1 signals and combines them with the signals sampled on the first Wait reply for each subsequent Wait reply. Null cycles are acquired regardless of the status of the reply signals, and Stall cycles are acquired regardless of whether the current cycle's address matches the previous cycle's address.

SYNTHESIZED SIGNALS

The 88100 probe adapter connects to 88100 signals and enables the 92A90 and 92A96 Modules to acquire them. The disassembler software uses the signal information to disassemble the program executing on your 88100 system. The probe adapter synthesizes seven signals used for acquisition or disassembly.

Table B-2 describes the synthesized signals. Refer to the previous discussions on acquiring Valid Cycles Only and All Cycles for a description of how these signals are used.

Table B-2 Synthesized Signals

Signal	Description
DNULL~	Indicates that a Data bus null state occurred; derived from the status of DBE3 – 0 used by the D_Ctrl symbol table to identify Null cycles when All Cycles is selected.
ERR_LATE	Indicates that an error occurred during a data write cycle; derived by sampling ERR late in the Data bus cycle.
CSTALL	Indicates that the Code bus address for the current cycle is the same as the previous cycle; used to disqualify pipeline stall cycles when Valid Cycles Only is selected.
CA(1:0)	Set to zero since all CodeBus accesses are word aligned.
DA(1:0)	Derived from the status of DBE3 - 0 and the setting of the byte-order jumper.

Warning

The following servicing instructions are for use only by qualified personnel. To avoid personal injury, do not perform any servicing other than that contained in the operating instructions unless you are qualified to do so. Refer to General Safety Summary and Service Safety Summary prior to performing any service.

Appendix C: SERVICE INFORMATION

This appendix contains the following information:

- safety summary
- brief description of the 92DM35A probe adapter and how it works
- care and maintenance
- specification tables
- channel assignment tables
- dimensions of the probe adapter
- · removing and replacing sockets
- replaceable electrical parts list
- · circuit board component location diagrams
- schematics
- replaceable mechanical parts list
- exploded mechanical diagram

Refer to the 92A96 Module Service Manual for service information on the 90-channel interface.

SERVICING SAFETY INFORMATION

The following service safety information is for service technicians. Follow these safety precautions, along with the general precautions outlined in your DAS 9200 acquisition module user's manual, while installing or servicing this product.

Do Not Service Alone. Do not perform internal service or adjustment on this product unless another person is present and able to give first aid and resuscitation.

Use Care When Servicing With Power On. To avoid personal injury from dangerous voltages, remove jewelry such as rings, watches, and other metallic objects before servicing. Do not touch the product's exposed connections and components while power is on.

PROBE ADAPTER DESCRIPTION

The probe adapter is a non-intrusive piece of hardware that allows the DAS 9200 to acquire data from an 88100 microprocessor in its own operating environment with little effect, if any, on that system. The probe adapter adds minimum loading to the 88100 system, and does not intercept, modify, or send signals back to the system. The probe adapter consists of a target head circuit board with a ZIF socket for the 88100 microprocessor and a large amount of active circuitry. Four cables connect between the target head board and two Configuration board sets. Each individual Configuration board set is dedicated to either the CodeBus or DataBus module and is labeled as CODE BUS or DATA BUS where the cables connect to the target head board.

When operating with 92A90 Modules, the probe adapter connects to two buffer probes. When operating above 20 MHz with four 92A90 Modules, the probe adapter connects to two HSMIs, each of which connects to two 92A90 Modules. When operating with 92A96 Modules, the probe adapter connects to two 90-channel interfaces.

All 88100 signals are latched with "D" registers and/or buffered at the probe tip. This results in low capacitance loading and small setup and hold time requirements into the probe adapter.

Signals from the 88100 system flow from the probe adapter to either the buffer probes or the 90-channel interfaces. The signals then go across the 92A90 buffer probe cables or 92A96 probe cables to the respective data acquisition modules.

DA0 and DA1, which do not exist on the 88100 microprocessor, are synthesized on the probe adapter for byte and half-word accesses. This allows the DataBus module to acquire and trigger on byte addresses even though the processor only provides word addresses. The CodeBus module always acquires the two least significant address bits as zero because all accesses are words.

The 88100 microprocessor lets you select either Big- or Little-Endian byte ordering. A jumper on the probe adapter, J1380, must be set to match the byte-ordering used in your 88100 system. The byte-enable jumper only affects the two lower-order address bits, DA0 and DA1, and not the 88100 microprocessor. The microprocessor is internally controlled by a bit in its processor status register.

All circuitry on the probe adapter is powered from the SUT.

The probe adapter accommodates the Motorola 88100 microprocessor in a 181-pin PGA package. The probe adapter replaces the microprocessor in the SUT and the microprocessor is then placed back in the ZIF socket on the top of the probe adapter.

CARE AND MAINTENANCE

The probe adapter does not require scheduled or periodic maintenance. To maintain good electrical contact, keep the probe adapter free of dirt, dust and contaminants. Also, ensure that any electrically conductive contaminants are removed.

Dirt and dust can usually be removed with a soft brush. For more extensive cleaning, use only a damp cloth. Abrasive cleaners and organic solvents should never be used.

CAUTION

The semiconductor devices contained on the probe adapter are susceptible to static-discharge damage. To prevent damage, service the probe adapter only in a static-free environment.

Always wear a grounding wrist strap, or similar device, while servicing the instrument.

CAUTION

Exercise care when soldering on a multilayer circuit board. Excessive heat can damage the through-hole plating or lift a run or pad and damage the board beyond repair. Do not apply heat for longer than three seconds. Do not apply heat consecutively to adjacent leads. Allow a moment for the board to cool between each operation.

If you must replace an electrical component on a circuit board, exercise extreme caution while desoldering or soldering the new component. Use a pencil-type soldering iron of less than 18 watts and an approved desoldering tool. Ensure that the replacement is an equivalent part by comparing the description as listed in the replaceable parts list.

SPECIFICATIONS

These specifications are for a 92DM35A probe adapter connected to 92A90 or 92A96 Data Acquisition Modules and the system under test (SUT). Tables C-1 and C-2 show the electrical and physical specifications for the 92DM35A microprocessor support package and its associated options. Table C-3 shows the environmental specifications.

Table C-1 Electrical Specifications

Characteristics		Requirements		
SUT DC Power Requirement Voltage Current Current	20	$+5~V\pm0.5~V$ 0 mA typical (measured) 500 mA max.		
SUT Clock Clock Rate	00	33 MHz max. with 92A96s 20 MHz max. with 92A90s		
Setup Time All signals		1.0 ns		
Hold Time Data, ERR All other signals		7.5 ns 5.5 ns		
Maximum SUT Signal Loading	AC Load*	DC Load		
CLK RST~ ERR PCE, PLLEN All other signals	<25 pF <20 pF <25 pF <15 pF	3, 74AS1004 loads 2, 74FCT374 loads 1, 74F74 + 1, 74AS1004 loads 1, 74AS1004 load 1 74FCT374 load		
* The typical loading is 5 pF less than the values liste				

Table C-2 Physical Specifications

Characteristics	Requi	Requirements		
Housings Length Width Height	in 3.55 4.20 1.20	cm ≈9.0 ≈10.67 ~ 3.05		
Target Head Board Length Width Height	5.00 4.50 1.20	≈12.7 ≈11.4 ≈3.0		
Overall Cable Length Target head cable between the probe adapter housing and the target head board	12.0	≈30.48		
Weight	21 oz	(≈.66 kg)		

Table C-3
Environmental Specifications

Characteristic	Description
Temperature Max. Operating Min. Operating Non-Operating	+50° C (+122° F) +0° C (+32° F) -62° C to +85° C (-78° F to +185° F)
Humidity	5-95% relative humidity (non-condensing)
Altitude Operating Non-Operating	15,000 ft. (4.5 km) maximum 50,000 ft. (15 km) maximum
Electrostatic Immunity	The probe adapter is static-sensitive

Table C-4 shows the 92A90 and 92A96 section and channel assignments, their grouping and radix for the disassembler, the voltage threshold, polarity, and microprocessor signal and pin connections for the CodeBus module.

Table C-4
92DM35A Channel Assignments (CodeBus Module)

92DM35A Group (Radix)	Group Bit Pos	92A90 Section: Channel	92A96 Section: Channel	Voltage Threshold, Polarity	88100 Signal Name	88100 Pln
C_Addr (Hex)	31 30 29 28 27 26 22 21 20 19 18 17 16 5 11 10 9 8 7 6 5 4 3 2 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	A3: 7 A3: 6 A3: 5 A3: 4 A3: 3 A3: 2 A3: 1 A3: 0 A2: 7 A2: 6 A2: 3 A2: 1 A2: 0 A1: 6 A1: 5 A1: 3 A1: 2 A1: 1 A1: 0 A0: 5 A0: 4 A0: 3 A0: 1 A0: 0	A3: 7 A3: 6 A3: 5 A3: 4 A3: 3 A3: 1 A3: 7 A2: 6 A2: 7 A2: 8 A2: 1 A1: 6 A1: 6 A1: 1 A1: 1 A1: 1 A1: 1 A1: 0 A1: 0 A1: 0 A1: 0 A1: 0	TL,+++++ TTL,++++ TTL,++++ TTL,++++ TTL,++++++++++	CA31 CA30 CA29 CA28 CA27 CA26 CA25 CA24 CA23 CA22 CA21 CA20 CA19 CA18 CA17 CA16 CA15 CA14 CA13 CA12 CA11 CA10 CA9 CA8 CA7 CA6 CA5 CA4 CA3 CA2 CA1* CA0*	T17 T16 T15 S15 R15 R14 S14 R14 T13 S13 R12 S11 T10 S19 T8 T8 T7 T6 S5 T4 S1 T0 T9 T9 T8 T6 T7 T6 T7 T6 T7
C_Data (Hex)	31 30 29 28 27 26 25 24 23 22 21	D3: 7 D3: 6 D3: 5 D3: 4 D3: 3 D3: 2 D3: 1 D3: 0 D2: 7 D2: 6 D2: 5	D3: 7 D3: 6 D3: 5 D3: 4 D3: 3 D3 2 D3: 1 D3: 0 D2: 7 D2: 6 D2: 5	TTL, +	C31 C30 C29 C28 C27 C26 C25 C24 C23 C22 C21	B2 B1 C2 C1 D2 D1 E2 E1 F2 F1 G2

(Cont.)

Table C-4 (Cont.)
92DM35A Channel Assignments (CodeBus Module)

92DM35A Group (Radix)	Group Bit Pos	92A90 Section: Channel	92A96 Section: Channel	Voltage Threshold, Polarity	88100 Signal Name	88100 Pin
C_Data (Hex)	20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	D3: 4 D3: 3 D3 2 D3: 1 D3: 0 D2: 7 D2: 6 D2: 5 D2: 4 D2: 3 D2 2 D2: 1 D2: 0 D1: 7 D1: 6 D1: 5 D1: 4 D1: 3 D1 2 D1: 1 D1: 0	D3: 4 D3: 3 D3: 2 D3: 1 D3: 0 D2: 7 D2: 6 D2: 5 D2: 4 D2: 3 D2: 2 D2: 1 D2: 0 D1: 7 D1: 6 D1: 5 D1: 4 D1: 3 D1: 3 D1: 2 D1: 1 D1: 0	TL, +	C20 C19 C18 C17 C16 C15 C14 C13 C12 C11 C10 C9 C8 C7 C6 C5 C4 C3 C2 C1	94444444444444444444444444444444444444
C_Ctrl (Sym)	6 5 4 3 2 1 0	QUAL: 2 QUAL: 3 C1: 8 CLK: 2 C0: 8 CLK: 1 CLK: 0	C3: 0† C3: 4† C3: 7 C1: 0† C1: 3 C0: 4† C0: 0†	TTL, +	CS/U~ CFETCH INT RST~ ERR CR1 CR0	P14 R5 R3 S3 R4 D4 D3
C_Misc (Off)	3 2 1 0	CLK: 3 QUAL: 1 C0: 1 C0: 0	C1: 4† C2: 4† C0: 2 C0: 1	TTL, + TTL, + TTL, + TTL, +	CLK CSTALL* PCE PLLEN	N3 none P4 P3
C_Aux1 (Off)	7 6 5 4 3 2 1 0	C1: 7 C1: 6 C1: 5 C1: 4 C1: 3 C1: 2 C1: 1	C3: 6 C3: 5 C3: 3 C3: 2 C3: 1 C2: 7 C2: 6 C2: 5	TTL, +	Aux1-7 Aux1-6 Aux1-5 Aux1-4 Aux1-3 Aux1-2 Aux1-1 Aux1-1	none none none none none none none
C_Aux0 (Off)	3 2 1 0	C0 7 C0: 6 C0: 5 C0: 4	C1: 2 C1: 1 C0: 7 C0: 6	TTL, + TTL, + TTL, + TTL, +	Aux0-3 Aux0-2 Aux0-1 Aux0-0	none none none none

^{*} Indicates synthesized signals on the probe adapter.
† Indicates double-probed clock and clock qualifier signals on the 90-channel interface.

Table C-5 shows the 92A90 and 92A96 section and channel assignments, their grouping and radix for the disassembler, the voltage threshold, polarity, and microprocessor signal and pin connections for the DataBus module.

Table C-5
92DM35A Channel Assignments (DataBus Module)

92DM35A Group (Radix)	Group Bit Pos	92A90 Section: Channel	92A96 Section: Channel	Voltage Threshold, Polarity	88100 Signal Name	88100 Pin
D_Addr	31	A3: 7	A3: 7	TTL, +	DA31	A1
(Hex)	30	A3: 6	A3: 6	TTL, +	DA30	A2
	29	A3: 5	A3: 5	TTL, +	DA29	A3
	28	A3: 4	A3: 4	TTL, +	DA28	B3
	27	A3: 3	A3: 3	TTL, +	DA27	A4
	26	A3: 2	A3: 2	TTL, +	DA26	B4
	25	A3: 1	A3: 1	TTL, +	DA25	A5
	24	A3: 0	A3: 0	TTL, +	DA24	B5
	23	A2: 7	A2: 7	TTL, +	DA23	A6
	22	A2: 6	A2: 6	TTL, +	DA22	B6
	21	A2: 5	A2: 5	TTL, +	DA21	A7
	20	A2: 4	A2: 4	TTL, +	DA20	B7
	19	A2: 3	A2: 3	TTL, +	DA19	A8
	18	A2: 2	A2: 2	TTL, +	DA18	B8
	17	A2: 1	A2: 1	TTL, +	DA17	A9
	16	A2: 0	A2: 0	TTL, +	DA16	B9
	15	A1: 7	A1: 7	TTL, +	DA15	A10
	14	A1: 6	A1: 6	TTL, +	DA14	B10
	13	A1: 5	A1: 5	TTL, +	DA13	A11
	12	A1: 4	A1: 4	TTL, +	DA12	B11
]	11	A1: 3	A1: 3	TTL, +	DA11	A12
	10	A1: 2	A1: 2	TTL, +	DA10	B12
	9	A1: 1	A1: 1	TTL, +	DA9	A13
	8	A1: 0	A1: 0	TTL, +	DA8	B13
	7	A0: 7	A0: 7	TTL, +	DA7	A14
	6 5	A0: 6	A0: 6	<u>TT</u> L, +	DA6	B14
	5	A0: 5	A0: 5	171L, +	DA5	C14
	4	A0: 4	A0: 4	TTL, +	DA4	A15
	3 2	A0: 3	A0: 3	TTL, +	DA3	B15
	2	A0: 2	A0: 2	ΠL, +	DA2	C15
	1	A0: 1	A0: 1	TTL, +	DA1*	none
	0	A0: 0	A0: 0	TTL, +	DA0*	none

(Cont.)

Table C-5 (Cont.)
92DM35A Channel Assignments (DataBus Module)

92DM35A Group (Radix)	Group Bit Pos	92A90 Section: Channel	92A96 Section: Channel	Voltage Threshold, Polarity	88100 Signal Name	88100 Pin
D_Data (Hex)	31 30 29 28 27 26 25 22 21 20 19 18 17 16 15 14 11 11 11 11 11 11 11 11 11 11 11 11	D3: 7 D3: 6 D3: 5 D3: 4 D3: 3 D3: 2 D3: 1 D3: 0 D2: 7 D2: 6 D2: 5 D2: 4 D2: 3 D2: 2 D2: 1 D2: 0 D1: 7 D1: 6 D1: 5 D1: 4 D1: 3 D1: 2 D1: 1 D1: 0 D0: 7 D0: 6 D0: 5 D0: 4 D0: 3 D0: 2 D0: 1 D0: 0	D3: 7 D3: 6 D3: 5 D3: 4 D3: 3 D3: 2 D3: 1 D3: 0 D2: 7 D2: 6 D2: 5 D2: 4 D2: 3 D2: 2 D2: 1 D2: 0 D1: 7 D1: 6 D1: 5 D1: 4 D1: 3 D1: 2 D1: 1 D1: 0 D0: 7 D0: 6 D0: 5 D0: 4 D0: 3 D0: 2 D0: 1 D0: 0	######################################	D31 D30 D29 D28 D27 D26 D25 D24 D23 D22 D21 D20 D19 D18 D17 D16 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0	S16 S17 R16 R17 P16 N17 N16 N17 M16 M17 L16 K17 J16 H17 G17 F16 E17 C16 B17 A16 A17
D_Size (Bin)	2 1 0 1	QUAL: 3 QUAL: 2 QUAL: 1 QUAL: 0	C3: 4† C3: 0† C2: 4† C2: 0	TTL, + TTL, + TTL, + TTL, +	DBE3 DBE2 DBE1 DBE0	C13 D14 D15 E15
D_Ctrl (Sym)	876543210	C0: 3 C0: 1 C0: 2 C0: 0 C1: 8 CLK: 2 C0: 8 CLK: 1 CLK: 0	C0: 5 C0: 2 C0: 3 C0: 1 C3: 7 C1: 0† C1: 3 C0: 4† C0: 0†	TTL, +	DS/U~ DLOCK~ DR/W~ DNULL~* ERR_LATE* RST~ ERR DR1 DR0	C5 C3 C4 none none S3 R4 P15 N15

(Cont.)

Table C-5 (Cont.)	
92DM35A Channel Assignments (Datal	Bus Module)

92DM35A Group (Radix)	Group Bit Pos	92A90 Section: Channel	92A96 Section: Channel	Voltage Threshold, Polarity	88100 Signal Name	88100 Pin
D_Misc (Off)	0	CLK: 3	C1: 4†	TTL, +	CLK	N3
D_Aux1 (Off)	76543210	C1: 7 C1: 6 C1: 5 C1: 4 C1: 3 C1: 2 C1: 1 C1: 0	C3: 6 C3: 5 C3: 3 C3: 2 C3: 1 C2: 7 C2: 6 C2: 5	TTL, +	Aux1-7 Aux1-6 Aux1-5 Aux1-4 Aux1-3 Aux1-2 Aux1-1 Aux1-0	none none none none none none none
D_Aux0 (Off)	3 2 1 0	C0: 7 C0: 6 C0: 5 C0: 4	C1: 2 C1: 1 C0: 7 C0 6	TTL, + TTL, + TTL, + TTL, +	Aux0-3 Aux0-2 Aux0-1 Aux0-0	none none none none

^{*} Indicates synthesized signals on the probe adapter.

As shown in Tables C-4 and C-5, some signals are double-probed (indicated by a † in the table) by the 90-channel interface. Each signal that is double-probed appears in the Channel Definition overlay twice, once with the equals sign as a prefix and once without a prefix. In the External clocking menu, the double-probed signals only appear once with the equals sign prefix and are the correct set of signals to use for clocking.

In the Trigger menu, the double-probed signals, shown as channel events, without a prefix are the correct set of signals to use for triggering. Three of the seven signals with the equals sign prefix also appear in the Trigger menu. Do not use these three signals with the equals sign prefix for triggering.

[†] Indicates double-probed clock and clock qualifier signals on the 90-channel interface.




Figure C-1 shows the dimensions of and minimum clearances for the target head.

Figure C-1. Dimensions of and minimum clearances for the target head.

REMOVING AND REPLACING SOCKETS

The probe adapter board contains several sockets designed to protect the probe adapter and to make it easy to insert and remove the 88100 microprocessor. Figure C-2 shows a side view of the board, sockets, and pins of the probe adapter. The fixed socket on top of the probe adapter board is soldered and cannot be removed. The following paragraphs describe how to remove and replace the ZIF socket and the protective socket on the bottom of the probe adapter board.





Figure C-2. Side view of the target head board.

ZIF Socket

You should not have to remove the ZIF socket unless there are clearance problems, ac loading problems, or socket-pin damage. To remove the ZIF socket, refer to Figure C-2 and follow these steps:

- 1. Place a 3/16" flat-blade screwdriver between the fixed socket and the ZIF socket. The screwdriver should rest on the top of the body of the fixed socket.
- 2. Gently twist the screwdriver against the body of the fixed socket and the ZIF socket until the ZIF socket is loose.



Apply even pressure around the entire socket. Do not pry off one side of the ZIF socket and then the other. Applying uneven pressure can damage the ZIF socket's pins.

- 3. Remove the ZIF socket from the board.
- 4. Once the ZIF socket has been removed from the board, store the ZIF socket in protective foam so that the pins are not damaged.

To replace the ZIF socket, follow these steps:

- 1. Check that the ZIF socket's pins are straight.
- 2. Refer to Figure 2-3 for pin A1 location information.
- 3. After locating the correct pin A1 location for the probe adapter align the ZIF socket with the fixed socket on the board, making sure that all pins line up correctly.
- 4. Apply even pressure on the ZIF socket so that all pins insert evenly.

Replaceable Protective Socket

You should not have to remove the probe adapter's replaceable protective socket unless there is socket-pin damage. To remove the protective socket, refer to Figure C-2 and follow these steps:

CAUTION

It is very difficult to remove the protective socket from the bottom of the probe adapter board. Be careful not to damage any etched circuit board runs or components surrounding the protective socket.

- 1. Locate the side of the socket adjacent to the edge of the probe adapter board and the side of the socket labeled A through T.
- 2. Place a 3/16" flat-blade screwdriver between the socket and the board on the side adjacent to the edge of the probe adapter board.
- 3. Gently twist the screwdriver against the body of the socket until the socket begins to separate from the probe adapter board pins.
- 4. Twist the screwdriver against the body of the socket next to the board marks A through T, but only where there are no board runs. Use even pressure alternately on both sides of the socket until the socket is loose.

CAUTION

Do not completely pry off one side of the protective socket and then the other. Applying uneven pressure can damage the socket's pins. Do not use board components as leverage to remove the socket.

5. Remove the socket from the board.

To replace the protective socket, follow these steps:

- 1. Check that the new socket's pins are straight.
- 2. Place the socket on the pins of the probe adapter board; make sure that all pins line up correctly.
- 3. Press the socket onto the board by pressing the socket and board against a hard, flat surface while applying even pressure.

Replaceable Electrical Parts

PARTS ORDERING INFORMATION

Replacement parts are available from or through your local Tektronix, Inc. Field Office or representative.

Changes to Tektronix instruments are sometimes made to accommodate improved components as they become available, and to give you the benefit of the latest circuit improvements developed in our engineering department. It is therefore important, when ordering parts, to include the following information in your order: Part number, instrument type or number, serial number, and modification number if applicable.

If a part you have ordered has been replaced with a new or improved part, your local Tektronix, Inc. Field Office or representative will contact you concerning any change in part number.

Change information, if any, is located at the rear of this manual.

LIST OF ASSEMBLIES

A list of assemblies can be found at the beginning of the Electrical Parts List. The assemblies are listed in numerical order. When the complete component number of a part is known, this list will identify the assembly in which the part is located.

CROSS INDEX-MFR. CODE NUMBER TO MANUFACTURER


The Mfr. Code Number to Manufacturer index for the Electrical Parts List is located immediately after this page. The Cross Index provides codes, names and addresses of manufacturers of components listed in the Electrical Parts List.

ABBREVIATIONS


Abbreviations conform to American National Standard Y1.1.

COMPONENT NUMBER (column one of the Electrical Parts List)

A numbering method has been used to identify assemblies, subassemblies and parts. Examples of this numbering method and typical expansions are illustrated by the following:



Read: Resistor 1234 of Assembly 23



Read: Resistor 1234 of Subassembly 2 of Assembly 23

Only the circuit number will appear on the diagrams and circuit board illustrations. Each diagram and circuit board illustration is clearly marked with the assembly number. Assembly numbers are also marked on the mechanical exploded views located in the Mechanical Parts List. The component number is obtained by adding the assembly number prefix to the circuit number.

The Electrical Parts List is divided and arranged by assemblies in numerical sequence (e.g., assembly A1 with its subassemblies and parts, precedes assembly A2 with its subassemblies and parts).

Chassis-mounted parts have no assembly number prefix and are located at the end of the Electrical Parts List.

TEKTRONIX PART NO. (column two of the Electrical Parts List)

Indicates part number to be used when ordering replacement part from Tektronix.

SERIAL/MODEL NO. (columns three and four of the Electrical Parts List)

Column three (3) indicates the serial number at which the part was first used. Column four (4) indicates the serial number at which the part was removed. No serial number entered indicates part is good for all serial numbers.

NAME & DESCRIPTION (column five of the Electrical Parts List)

In the Parts List, an Item Name is separated from the description by a colon (:). Because of space limitations, an Item Name may sometimes appear as incomplete. For further Item Name identification, the U.S. Federal Cataloging Handbook H6-1 can be utilized where possible.

MFR. CODE (column six of the Electrical Parts List)

Indicates the code number of the actual manufacturer of the part. (Code to name and address cross reference can be found immediately after this page.)

MFR. PART NUMBER (column seven of the Electrical Parts List)

Indicates actual manufacturers part number.

CROSS INDEX - MFR CODE NUMBER TO MANUFACTURER

Mfr Code	Manufacturer	Address	City, State, Zip Code
01295	TEXAS INSTRUMENTS INC SEMICONDUCTOR GROUP	13500 N CENTRAL EXPY PO BOX 655012	DALLAS TX 75265
04222	AVX CERAMICS DIV OF AVX CORP	19TH AVE SOUTH P O BOX 867	MYRTLE BEACH SC 29577
04713	MOTOROLA INC	5005 E MCDOWELL RD	PHOENIX AZ 85008-4229
18324	SIGNETICS CORP	4130 S MARKET COURT	SACRAMENTO CA 95834-1222
22526	DU PONT E I DE NEMOURS AND CO INC	515 FISHING CREEK RD	NEW CUMBERLAND PA 17070-3007
27014	NATIONAL SEMICONDUCTOR CORP	2900 SEMICONDUCTOR DR	SANTA CLARA CA 95051-0606
50434	HEWLETT-PACKARD CO	370 W TRIMBLE RD	SAN JOSE CA 95131
61772	INTEGRATED DEVICE TECHNOLOGY	3236 SCOTT BLVD	SANTA CLARA CA 95051
63058	MCKENZIE TECHNOLOGY	44370 OLD WARMS SPRINGS BLVD	FREMONT CA 94538
71468	ITT CANNON	666 E DYER RD	Santa ana ca 92702
80009	TEKTRONIX INC	14150 SW KARL BRAUN DR	BEAVERTON OR 97077-0001
91637	DALE ELECTRONICS INC	2064 12TH AVE	COLUMBUS NE 68601-3632
TK1462	YAMAICHI ELECTRONICS CO LTD 2ND FLOOR NEW KYOEI	3-CHROME SHIBAURA MINATO-KU	TOKYO JAPAN
TK2156	ACACIA/DEANCO	7763 SW CIRRUS RD	BEAVERTON OR 97005-6452

Component No.	Tektronix Part Number	Serial Number Effect Discont	Part Name & Description	Mfr Code	Mfr Part Number
A24A13A1 A24A13A2	671-1436-00 671-1534-00		CIRCUIT BD ASSY:88100 TARGET CIRCUIT BD ASSY:88100 PROBE ADAPTER CONFIG (QUANTITY OF 2 EA)	80009 80009	671-1436-00 671-1534-00
A24A13A1	671-1436-00		CIRCUIT BD ASSY:88100 TARGET	80009	671-1436-00
A24A13A1C1101	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C1111	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C1121	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C1131	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C1201	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C1211	283-5004-00		CAP,FXD,CER DI:0.1UF.10%,25V	04222	W1206X104K1B01
A24A13A1C1221	283-5004-00		CAP,FXD,CER DI:0.1UF.10%,25V	04222	W1206X104K1B01
A24A13A1C1231	283-5004-00		CAP,FXD,CER DI:0.1UF.10%,25V	04222	W1206X104K1B01
A24A13A1C1380	283-5004-00		CAP,FXD,CER DI:0.1UF.10%,25V	04222	W1206X104K1B01
A24A13A1C1381	283-5004-00		CAP,FXD,CER DI:0.1UF.10%,25V	04222	W1206X104K1B01
A24A13A1C1460	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C1461	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C1481	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C1482	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C1501	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C1511	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C1521	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C1531	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C1601	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C1611	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C1621	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C1631	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C2141	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C2151	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C2161	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C2171	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C2241	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C2251	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C2261	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C2271	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C2341	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C2342	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C2351	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C2371	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C2381	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C2441	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C2442	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C2443	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C2451	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C2452	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C2453	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C2475	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C2481	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C2541	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C2551	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1C2561	283-5004-00		CAP, FXD, CER DI:0.1UF, 10%, 25V	04222	W1206X104K1B01
A24A13A1C2571	283-5004-00		CAP, FXD, CER DI:0.1UF, 10%, 25V	04222	W1206X104K1B01
A24A13A1C2641	283-5004-00		CAP, FXD, CER DI:0.1UF, 10%, 25V	04222	W1206X104K1B01
A24A13A1C2651	283-5004-00		CAP, FXD, CER DI:0.1UF, 10%, 25V	04222	W1206X104K1B01
A24A13A1C2661	283-5004-00		CAP, FXD, CER DI:0.1UF, 10%, 25V	04222	W1206X104K1B01
A24A13A1C2671	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A1J1380	131-0608-00		TERMINAL,PIN:PCB/PRESSFIT,:MALE,STR.0.025 Q (QUANTITY OF 3 EA)	22526	48283-036
A24A13A1P1030	131-4454-00		CONN,HDR::PCB,:MALE,STR,2 X 30,0.05 X 0.1	TK1462	NFP-60A-0104
A24A13A1P1040	131-4454-00		CONN,HDR::PCB,:MALE,STR,2 X 30,0.05 X 0.1	TK1462	NFP-60A-0104

Component No.	Tektronix Part Number	Serial Number Effect Discont	Part Name & Description	Mfr Code	Mfr Part Number
A24A13A1P1130 A24A13A1P1140 A24A13A1P1380	131-4454-00 131-4454-00 131-0993-00		CONN, HDR::PCB,:MALE,STR,2 X 30,0.05 X 0.1 CONN, HDR::PCB,:MALE,STR,2 X 30,0.05 X 0.1 BUS,CONDUCTOR:SHUNT/SHORTING,:FEMALE,STR,1	TK1462 TK1462 22526	NFP-60A-0104 NFP-60A-0104 65474-006
A24A13A1R2471 A24A13A1R2472 A24A13A1R2482 A24A13A1R2483	325-5007-00 325-5007-00 325-5007-00 325-5007-00		RES,FXD,FILM:47K OHM,5%,0.125W RES,FXD,FILM:47K OHM,5%,0.125W RES,FXD,FILM:47K OHM,5%,0.125W RES,FXD,FILM:47K OHM,5%,0.125W	91637 91637 91637 91637	CRCW-1206-473JT CRCW-1206-473JT CRCW-1206-473JT CRCW-1206-473JT
A24A13A1U1100 A24A13A1U1110 A24A13A1U1120 A24A13A1U1130 A24A13A1U1200	156-5593-00 156-5593-00 156-5593-00 156-5593-00 156-5593-00		IC,DIGITAL:FCTCMOS,FLIP FLOP:OCTAL D-TYPE. IC,DIGITAL:FCTCMOS,FLIP FLOP:OCTAL D-TYPE,	27014 27014 27014 27014 27014	74FCT374ASC 74FCT374ASC 74FCT374ASC 74FCT374ASC 74FCT374ASC
A24A13A1U1210 A24A13A1U1220 A24A13A1U1230 A24A13A1U1380 A24A13A1U1460	156-5593-00 156-5593-00 156-5593-00 156-5165-00 156-5503-00		IC,DIGITAL:FCTCMOS,FLIP FLOP:OCTAL D-TYPE. IC,DIGITAL:FCTCMOS,FLIP FLOP:OCTAL D-TYPE. IC,DIGITAL:FCTCMOS,FLIP FLOP:OCTAL D-TYPE. IC,DIGITAL:FTTL,GATE;4-2-3-INPUT AND-OR-INV IC,DIGITAL:FTTL,GATES:DUAL 5-INPUT NOR	27014 27014 27014 04713 18324	74FCT374ASC 74FCT374ASC 74FCT374ASC 74F64 74F260
A24A13A1U1480 A24A13A1U1500 A24A13A1U1510 A24A13A1U1520 A24A13A1U1530	156-5165-00 156-5593-00 156-5593-00 156-5593-00 156-5593-00		IC,DIGITAL:FTTL,GATE;4-2-3-INPUT AND-OR-INV IC,DIGITAL:FCTCMOS,FLIP FLOP;OCTAL D-TYPE, IC,DIGITAL:FCTCMOS,FLIP FLOP;OCTAL D-TYPE, IC,DIGITAL:FCTCMOS,FLIP FLOP;OCTAL D-TYPE, IC,DIGITAL:FCTCMOS,FLIP FLOP;OCTAL D-TYPE,	04713 27014 27014 27014 27014	74F64 74FCT374ASC 74FCT374ASC 74FCT374ASC 74FCT374ASC
A24A13A1U1540 A24A13A1U1600 A24A13A1U1610 A24A13A1U1620 A24A13A1U1630	156-5902-00 156-5593-00 156-5593-00 156-5593-00 156-5593-00		IC.DIGITAL:FCTOMOS.COMPARATOR:8-BIT IC.DIGITAL:FCTOMOS.FLIP FLOP:OCTAL D-TYPE. IC.DIGITAL:FCTOMOS.FLIP FLOP:OCTAL D-TYPE. IC.DIGITAL:FCTOMOS.FLIP FLOP:OCTAL D-TYPE. IC.DIGITAL:FCTOMOS.FLIP FLOP:OCTAL D-TYPE.	61772 27014 27014 27014 27014	74FCT521B 74FCT374ASC 74FCT374ASC 74FCT374ASC 74FCT374ASC
A24A13A1U1640 A24A13A1U2140 A24A13A1U2150 A24A13A1U2160 A24A13A1U2170	156-5902-00 156-5593-00 156-5593-00 156-5593-00 156-5593-00		IC,DIGITAL:FCTOMOS,COMPARATOR:8-BIT IC,DIGITAL:FCTOMOS,FLIP FLOP:OCTAL D-TYPE, IC,DIGITAL:FCTOMOS,FLIP FLOP:OCTAL D-TYPE, IC,DIGITAL:FCTOMOS,FLIP FLOP:OCTAL D-TYPE, IC,DIGITAL:FCTOMOS,FLIP FLOP:OCTAL D-TYPE,	61772 27014 27014 27014 27014	74FCT521B 74FCT374ASC 74FCT374ASC 74FCT374ASC 74FCT374ASC
A24A13A1U2240 A24A13A1U2250 A24A13A1U2260 A24A13A1U2270 A24A13A1U2340	156-5593-00 156-5593-00 156-5593-00 156-5593-00 156-5392-00		IC.DIGITAL:FCTOMOS.FLIP FLOP:OCTAL D-TYPE, IC.DIGITAL:FCTOMOS.FLIP FLOP:OCTAL D-TYPE, IC.DIGITAL:FCTOMOS.FLIP FLOP:OCTAL D-TYPE, IC.DIGITAL:FCTOMOS.FLIP FLOP:OCTAL D-TYPE, IC.DIGITAL:ASTTL.GATE:HEX NONINY DRIVER	27014 27014 27014 27014 01295	74FCT374ASC 74FCT374ASC 74FCT374ASC 74FCT374ASC 74AS1034
A24A13A1U2350 A24A13A1U2360 A24A13A1U2380 A24A13A1U2460 A24A13A1U2480	156-5178-00 156-5593-00 156-5593-00 156-5593-00 156-5055-00		IC,DIGITAL:ASTTL.GATE:HEX INV DRIVER IC,DIGITAL:FCTOMOS,FLIP FLOP:OCTAL D-TYPE, IC,DIGITAL:FCTOMOS,FLIP FLOP:OCTAL D-TYPE, IC,DIGITAL:FCTOMOS,FLIP FLOP:OCTAL D-TYPE, IC,DIGITAL:FTTL,FLIP FLOP:DUAL D-TYPE;74F74	01295 27014 27014 27014 04713	74AS1004 74FCT374ASC 74FCT374ASC 74FCT374ASC 74F74
A24A13A1U2540 A24A13A1U2550 A24A13A1U2560 A24A13A1U2570 A24A13A1U2580	156-5593-00 156-5593-00 156-5593-00 156-5593-00 156-5902-00		IC,DIGITAL:FCTCMOS,FLIP FLOP:OCTAL D-TYPE, IC,DIGITAL:FCTCMOS,FLIP FLOP:OCTAL D-TYPE, IC,DIGITAL:FCTCMOS,FLIP FLOP:OCTAL D-TYPE, IC,DIGITAL:FCTCMOS,FLIP FLOP:OCTAL D-TYPE, IC,DIGITAL:FCTCMOS,COMPARATOR:8-BIT	27014 27014 27014 27014 61772	74FCT374ASC 74FCT374ASC 74FCT374ASC 74FCT374ASC 74FCT521B
A24A13A1U2640 A24A13A1U2650 A24A13A1U2660 A24A13A1U2670 A24A13A1U2680	156-5593-00 156-5593-00 156-5593-00 156-5593-00 156-5902-00		IC.DIGITAL:FCTCMOS,FLIP FLOP:OCTAL D-TYPE, IC.DIGITAL:FCTCMOS,FLIP FLOP:OCTAL D-TYPE, IC.DIGITAL:FCTCMOS,FLIP FLOP:OCTAL D-TYPE, IC.DIGITAL:FCTCMOS,FLIP FLOP:OCTAL D-TYPE, IC.DIGITAL:FCTCMOS,COMPARATOR:8-BIT	27014 27014 27014 27014 61772	74FCT374ASC 74FCT374ASC 74FCT374ASC 74FCT374ASC 74FCT521B
A24A13A2	671-1534-00		CIRCUIT BD ASSY:88100 PROBE ADAPTER CONFIG (QUANTITY OF 2 EA)	80009	671-1534-00
A24A13A2C424	283-5004-00		CAP,FXD,CER DI:0.1UF,10%,25V	04222	W1206X104K1B01
A24A13A2CR121 A24A13A2CR122 A24A13A2CR123 A24A13A2CR124	152-0842-00 152-0842-00 152-0842-00 152-0842-00		SEMICOND DVC.DI:SCHOTTKY.SI.COM ANODE PAIR SEMICOND DVC.DI:SCHOTTKY.SI.COM ANODE PAIR SEMICOND DVC.DI:SCHOTTKY.SI.COM ANODE PAIR SEMICOND DVC.DI:SCHOTTKY.SI.COM ANODE PAIR	50434 50434 50434 50434	5082-0087_FMLY 5082-0087_FMLY 5082-0087_FMLY 5082-0087_FMLY

Component No.	Tektronix Part Number	Serial Number Effect Discont	Part Name & Description	Mfr Code	Mfr Part Number
A24A13A2CR125	152-0842-00		SEMICOND DVC,DI:SCHOTTKY,SI,COM ANODE PAIR	50434	5082-0087_FMLY
A24A13A2CR126 A24A13A2CR127 A24A13A2CR221 A24A13A2CR222 A24A13A2CR223	152-0842-00 152-0842-00 152-0842-00 152-0842-00 152-0842-00		SEMICOND DVC.DI:SCHOTTKY.SI.COM ANODE PAIR	50434 50434 50434 50434 50434	5082-0087_FMLY 5082-0087_FMLY 5082-0087_FMLY 5082-0087_FMLY 5082-0087_FMLY
A24A13A2CR224 A24A13A2CR225 A24A13A2CR226 A24A13A2CR227 A24A13A2CR228	152-0842-00 152-0842-00 152-0842-00 152-0842-00 152-0842-00		SEMICOND DVC.DI:SCHOTTKY.SI.COM ANODE PAIR	50434 50434 50434 50434 50434	5082-0087_FMLY 5082-0087_FMLY 5082-0087_FMLY 5082-0087_FMLY 5082-0087_FMLY
A24A13A2CR321 A24A13A2CR322 A24A13A2CR323 A24A13A2CR324 A24A13A2CR325	152-0842-00 152-0842-00 152-0842-00 152-0842-00 152-0842-00		SEMICOND DVC.DI:SCHOTTKY,SI.COM ANODE PAIR SEMICOND DVC.DI:SCHOTTKY,SI.COM ANODE PAIR SEMICOND DVC.DI:SCHOTTKY,SI.COM ANODE PAIR SEMICOND DVC.DI:SCHOTTKY,SI.COM ANODE PAIR SEMICOND DVC.DI:SCHOTTKY,SI.COM ANODE PAIR	50434 50434 50434 50434 50434	5082-0087_FMLY 5082-0087_FMLY 5082-0087_FMLY 5082-0087_FMLY 5082-0087_FMLY
A24A13A2CR326 A24A13A2CR327 A24A13A2CR328 A24A13A2CR421 A24A13A2CR422	152-0842-00 152-0842-00 152-0842-00 152-0842-00 152-0842-00		SEMICOND DVC.DI:SCHOTTKY,SI.COM ANODE PAIR SEMICOND DVC.DI:SCHOTTKY,SI.COM ANODE PAIR SEMICOND DVC.DI:SCHOTTKY,SI.COM ANODE PAIR SEMICOND DVC.DI:SCHOTTKY,SI.COM ANODE PAIR SEMICOND DVC.DI:SCHOTTKY,SI.COM ANODE PAIR	50434 50434 50434 50434 50434	5082-0087_FMLY 5082-0087_FMLY 5082-0087_FMLY 5082-0087_FMLY 5082-0087_FMLY
A24A13A2CR423 A24A13A2CR425 A24A13A2CR427 A24A13A2CR521 A24A13A2CR522	152-0842-00 152-0842-00 152-0842-00 152-0842-00 152-0842-00		SEMICOND DVC.DI:SCHOTTKY.SI.COM ANODE PAIR SEMICOND DVC.DI:SCHOTTKY.SI.COM ANODE PAIR SEMICOND DVC.DI:SCHOTTKY.SI.COM ANODE PAIR SEMICOND DVC.DI:SCHOTTKY.SI.COM ANODE PAIR SEMICOND DVC.DI:SCHOTTKY.SI.COM ANODE PAIR	50434 50434 50434 50434 50434	5082-0087_FMLY 5082-0087_FMLY 5082-0087_FMLY 5082-0087_FMLY 5082-0087_FMLY
A24A13A2CR523 A24A13A2CR524 A24A13A2CR531 A24A13A2CR532 A24A13A2CR533	152-0842-00 152-0842-00 152-0842-00 152-0842-00 152-0842-00		SEMICOND DVC.DI:SCHOTTKY.SI.COM ANODE PAIR SEMICOND DVC.DI:SCHOTTKY.SI.COM ANODE PAIR SEMICOND DVC.DI:SCHOTTKY.SI.COM ANODE PAIR SEMICOND DVC.DI:SCHOTTKY.SI.COM ANODE PAIR SEMICOND DVC.DI:SCHOTTKY.SI.COM ANODE PAIR	50434 50434 50434 50434 50434	5082-0087_FMLY 5082-0087_FMLY 5082-0087_FMLY 5082-0087_FMLY 5082-0087_FMLY
A24A13A2CR534 A24A13A2CR535 A24A13A2CR536 A24A13A2CR537	152-0842-00 152-0842-00 152-0842-00 152-0842-00		SEMICOND DVC.DI:SCHOTTKY.SI.COM ANODE PAIR SEMICOND DVC.DI:SCHOTTKY.SI.COM ANODE PAIR SEMICOND DVC.DI:SCHOTTKY.SI.COM ANODE PAIR SEMICOND DVC.DI:SCHOTTKY.SI.COM ANODE PAIR	50434 50434 50434 50434	5082-0087_FMLY 5082-0087_FMLY 5082-0087_FMLY 5082-0087_FMLY
A24A13A2J100	131-0608-00		TERMINAL, PIN: PCB/PRESSFIT, :MALE, STR. 0.025 Q	22526	48283-036
A24A13A2J410	131-0608-00		(QUANTITY OF 10 EA) TERMINAL,PIN:PCB/PRESSFIT,:MALE,STR.0.025 Q (QUANTITY OF 10 EA)	22526	48283-036
A24A13A2P100	131-2964-00		CONN.DIN::PCB.;FEMALE.RTANG.3 X 32.0.1 CTR	71468	G60M096P3-BEBM
A24A13A2Q424	151-5001-00		TRANSISTOR, SIG:BIPOLAR, NPN:40V, 200MA, 300MHZ	04713	MMBT3904
A24A13A2R424	321-5030-00		RES,FXD,FILM:10.0K,1%,0.125W	91637	CRCW12061002FT
A24A13A2W230 A24A13A2W240	174-1208-00 174-1207-00		CA ASSY,SP,ELEC:60,30 AWG,15.0 L,RIBBON CA ASSY,SP,ELEC:60,30 AWG,13.7 L,RIBBON	TK2156 TK2156	63995 63994

DIAGRAMS AND CIRCUIT BOARD ILLUSTRATIONS

SYMBOLS

Graphic symbol and class designation letters are based on ANSI Y32.14, 1973 in terms of positive logic. Logic symbols are depicted according to the manufacturer's data book information (not according to function).

Letter symbols for quantities used in electrical science and electrical engineering are based on ANSI Y10.5, 1968.

Drafting practices, line conventions, and lettering conform to ANSI Y14.15, 1966 and ANSI Y14.2, 1973.

Abbreviations are based on ANSI Y1.1, 1972.

You can inquire about these ANSI standards by contacting:

American National Standard Institute 1430 Broadway New York, New York 10018

COMPONENT VALUES

Electrical components shown on the diagram are in the following units unless noted otherwise:

Capacitors = Values one or greater are in picofarads(pF)
Values less then one are in microfarads (µF)

Resistors = Ohms (Ω)

ACTIVE-LOW SIGNAL INDICATORS

A common convention used for indicating an active-low signal (a signal performing its intended function when it is in a low state) is an overbar, as shown in the signal name \overline{RESET} . The overbar may be used in this manual whenever a reference is given to an active-low signal. However, the same active-low signal is indicated on the schematic with a tilde (\sim), or a slash (/) following the signal name (e.g., RESET \sim or RESET/).

The information and special symbols below may appear in this manual.


ASSEMBLY NUMBERS

Each assembly in the instrument is assigned an assembly number (e.g., A5). The assembly number appears in the title of each:

- schematic diagram (lower right corner)
- · circuit board component location illustration
- schematic or circuit board component location look up table (when shown).

The Replaceable Electrical Parts list is arranged by assemblies in numerical order. The components are listed alphabetically by component location numbers. Look at the following example to see how to construct a component number.


COMPONENT NUMBER EXAMPLE





Chassis mounted components have no Assembly Number prefix – see end of Replaceable Parts List.

GRID COORDINATES


The schematic diagram(s) and circuit board component location illustration both have grids. A look up table (when shown) provides grid coordinates for ease of locating components. There may be two tables for each assembly: one for the circuit board component location illustration and one for the schematic diagram(s).











92DM35A Target Head board component locations.
































92DM35A Configuration board component locations.







Replaceable Mechanical Parts

PARTS ORDERING INFORMATION

Replacement parts are available from or through your local Tektronix, Inc. Field Office or representative.

Changes to Tektronix instruments are sometimes made to accommodate improved components as they become available, and to give you the benefit of the latest circuit improvements developed in our engineering department. It is therefore important, when ordering parts, to include the following information in your order: Part number, instrument type or number, serial number, and modification number if applicable.

If a part you have ordered has been replaced with a new or improved part, your local Tektronix, Inc. Field Office or representative will contact you concerning any change in part number.

Change information, if any, is located at the rear of this manual.

ITEM NAME

In the Parts List, an Item Name is separated from the description by a colon (:). Because of space limitations, an Item Name may sometimes appear as incomplete. For further Item Name identification, the U.S. Federal Cataloging Handbook H6-1 can be utilized where possible.

FIGURE AND INDEX NUMBERS

Items in this section are referenced by figure and index numbers to the illustrations.

INDENTATION SYSTEM

This mechanical parts list is indented to indicate item relationships. Following is an example of the indentation system used in the description column.

1 2 3 4 5

Name & Description

Assembly and/or Component
Attaching parts for Assembly and/or Component
"" END ATTACHING PARTS ""

Detail Part of Assembly and/or Component
Attaching parts for Detail Part
"" END ATTACHING PARTS ""

Parts of Detail Part
Attaching parts for Parts of Detail Part

Attaching Parts always appear in the same indentation as the item it mounts, while the detail parts are indented to the right. Indented items are part of, and included with, the next higher indentation. The separation symbol - - - * - - - indicates the end of attaching parts.

**** END ATTACHING PARTS ****

ABBREVIATIONS

# NUMBER SIZE ELEC ACTR ACTUATOR ELCTTT ADPTR ADAPTER ELEM ALIGNMENT EPL AL ALUMINUM EQPT ASSEM ASSEMBLED EXT ASSY ASSEMBLY FIL ATTEN ATTENUATOR FLEX BOARD FLEX BOARD FLTR BRKT BRACKET FR BRS BRASS FSTNR BRZ BRONZE FT BSHG BUSHING FXD CAB CABINET GSKT CAP CAPACITOR HOL CER CERAMIC HEX CHAS CHASSIS HEX HEX HD CKT CIRCUIT HEX SOC COMP COMPOSITION HLCPS CON COVER HV CPLG COUPLING IC CRT CATHODE RAY TUBE DEG DEGREE IDENT IMPLR	ELECTRON ELECTRICAL ELECTRICAL ELECTROLYTIC ELEMENT ELECTRICAL PARTS LIST EQUIPMENT EXTERNAL FILLISTER HEAD FLEXIBLE FLAT HEAD FILTER FRAME OF FRONT FASTENER FOOT FIXED GASKET HANDLE HEXAGONAL HEAD HEXAGONAL HEAD HEXAGONAL SOCKET HELICAL COMPRESSION HELICAL EXTENSION HIGH VOLTAGE INTEGRATED CIRCUIT INSIDE DIAMETER IDENTIFICATION IMPELLER	IN INCAND INSUL INTL LPHLDR MACH MTG NIP NON WIRE OBD OD OVH PH BRZ PL PLSTC PN PNH PWR RCPT RES RGD RLF RTNR SCH SCOPE SCR	INCH INCANDESCENT INSULATOR INTERNAL LAMPHOLDER MACHINE MECHANICAL MOUNTING NIPPLE NOT WIRE WOUND ORDER BY DESCRIPTION OUTSIDE DIAMETER OVAL HEAD PHOSPHOR BRONZE PLAIN or PLATE PLASTIC PART NUMBER PAN HEAD POWER RECEPTACLE RESISTOR RIGID RELIEF RETAINER SOCKET HEAD OSCILLOSCOPE SCREW	SE SECT SEMICOND SHLD SHLDR SKT SL SLFLKG SLFLKG SPR SO SST STL STL TERM THD THK TNSN TPG TRH V VAR W/ WSHR XFMR XSTR	SINGLE END SECTION SEMICONDUCTOR SHIELD SHOULDERED SOCKET SLIDE SELF-LOCKING SLEEVING SPRING SOUARE STAINLESS STEEL STEEL SWITCH TUBE TERMINAL THREAD THICK TENSION TAPPING TRUSS HEAD VOLTAGE VARIABLE WITH WASHER TRANSFORMER TRANSFORMER
--	---	---	--	---	---

CROSS INDEX - MFR CODE NUMBER TO MANUFACTURER

Mfr Code	Manufacturer	Address	City, State, Zip Code
01536	TEXTRON INC		ROCKFORD IL 61108
	CAMCAR DIV	1818 CHRISTINA ST	
07416	NELSON NAME PLATE CO	3191 CASITAS	LOS ANGELES CA 90039-2410
0JR05	TRIQUEST CORP	3000 LEWIS AND CLARK HWY	VANCOUVER WA 98661-2999
0KB05	NORTH STAR NAMEPLATE	1281-S NE 25TH	HILLSBORO OR 97124
22526	DU PONT E I DE NEMOURS AND CO INC	515 FISHING CREEK RD	NEW CUMBERLAND PA 17070-3007
63058	MCKENZIE TECHNOLOGY	44370 OLD WARMS SPRINGS BLVD	FREMONT CA 94538
71468	ITT CANNON	666 E DYER RD	SANTA ANA CA 92702
80009	TEKTRONIX INC	14150 SW KARL BRAUN DR	BEAVERTON OR 97077-0001
TK1163	POLYCAST INC	9898 SW TIGARD ST	TIGARD OR 97223
TK1462	YAMAICHI ELECTRONICS CO LTD	2ND FLOOR NEW KYOEI BLDG 17-11 3-CHROME SHIBAURA MINATO-KU	TOKYO JAPAN
TK1947	NORTHWEST ETCH TECHNOLOGY	3223 C ST NE	AUBURN WA 98002
TK2156	ACACIA/DEANCO	7763 SW CIRRUS RD	BEAVERTON OR 97005-6452

REPLACEABLE MECHANICAL PARTS

Fig. & Index No.	Tektronix Part Number	Serial Number Effect Discont	Qty	12345 Part Name & Description	Mfr Code	Mfr Part Number
C3-	010-6622-00		1	PROBE, ADAPTER:88100	80009	010-6622-00
-1	334-6919-02		2	.MARKER, IDENT:MARKED AUX & GND	OKBO5	334-6919-02
-2	334-6421-15		2 2 2 4	.MARKER, IDENT: MARKED PROBE ADAPTER	07416	334-6421-15
-3	380-0790-02		2	.HOUSING.PLUG:UPPER	TK1163	380-0790-02
-4	211-0259-00		4	.SCR.ASSEM WSHR:2-56 X 0.437, PNH, STL, POZ	01536	4821-00021
-5 -6 -7	671-1534-00		2	.CIRCUIT BD ASSY:88100 PROBE ADAPTER CONFIG	80009	671-1534-00
-6	131-0608-00		20	TERMINAL,PIN:PCB/PRESSFIT,:MALE,STR,0.025	22526	48283-036
-7	131-2964-00		1	.,CONN,DIN::PCB,;FEMALE,RTANG,3 X 32,0.1 CT	71468	G60M096P3-BEBM
-8	337-3388-00		1	SHIELD,ELEC:	TK1947	ORDER BY DESCRIPTION
-9	174-1208-00		1	CA ASSY,SP,ELEC:60,30 AWG,15.0 L,RIBBON	TK2156	63995
-10	174-1207-00		1	CA ASSY,SP,ELEC:60,30 AWG,13.7 L,RIBBON	TK2156	63994
-11	671-1436-00		1	.CIRCUIT BD ASSY:88100 TARGET	80009	671-1436-00
-12	131-4454-00		4	CONN,HDR::PCB,;MALE,STR,2 X 30,0.05 X 0.1	TK1462	NFP-60A-0104
-13	131-0608-00		3	TERMINAL,PIN:PCB/PRESSFIT,:MALE,STR.0.025	22526	48283-036
-14	131-0993-00			BUS,CONDUCTOR:SHUNT/SHORTING,:FEMALE,STR,	22526	65474-006
-15			1	SOCKET,PGA::PCB,:181 POS.17 X 17.0.1 CTR (NOT REPLACEABLE:ORDER 671-1436-00)		
-16	136-0993-00		2	SOCKET,PGA::PCB,:181 POS,17 X 17,0.1 CTR	63058	PGA 181H101B1-1738F
-17	136-1105-00		1	.SKT,PL-IN ELEK:PGA,ZIF,17 X 17,181 PIN	TK1462	NP35-28916-G42AF-PES
-18	334-7350-00		1	.MARKER.IDENT:MARKED SOCKET WARNING	0KB05	334-7350-00
-19	380-0791-01		2	.HOUSING.PLUG:LOWER	TK1163	380-0791-01
-20	105-1007-00		8	.LATCH, PROBE: POLYCARBONATE	OJRO5	15-1007-00
				STANDARD ACCESSORIES		
	070-8311-00		1	MANUAL, TECH: INSTR, 92DM35A, 88100	80009	070-8311-00
				OPTIONAL ACCESSORIES		
21	012-0747-00		1	LEAD SET.ELEC:10 WIDE,25 CML	TK2156	61501
-21 -22	020-1386-01		1 1	ACCESSORY KIT:PACKAGE OF 12 (206-0364-00)	80009	020-1386-01
-22	070-1200-01		1	ACCESSOR! KIT:PACKAGE OF 12 (200°0304°00)	0000	020 1300 01




Figure C-3. Probe adapter exploded view.

INDEX

```
88100
   =CLK, 5-3
   clock rate, 1-7
   Custom clocking, B-1 through B-2
   Micro clocking, B-1 through B-2
   power supplied to probe adapter, C-2, C-4
   problems with high-speed signals, A-4
   proper pin orientation, 3-16
   requirements and restrictions, 1-7 through 1-8
   viewing disassembly, 3-3
88100 Probe Adapter option, 4-2
88100_Demo
   reference memory file, 4-19
   symbol table file for the C_Addr group, 4-19
90-channel interface
   92A96 probe ID/power cord, 3-21
   connections, 3-21 through 3-23
   keying to probe cables, 3-21
   probe ID button, 3-23
   retention clips, 3-23
92A90 Module
   channel assignments for CodeBus, C-6 through C-7
   channel assignments for DataBus, C-8 through C-10
   Clock menu for CodeBus, 4-2
   configurations, 1-1
   connections to buffer probe, 3-19
   deskewing and 88100 system clock rate, 1-8
   deskewing, 3-17 through 3-18
   differences from 92A96 Modules, 1-7
   HSMI and DAS 9200 requirement, 3-20
   multimodule configurations, 3-1
   positioning in the DAS 9200, 3-1
   sampling 88100 signals, B-1 through B-2
92A90D Module memory depth, 3-6
92A96 Module
   channel assignments for CodeBus, C-6 through C-7
   channel assignments for DataBus, C-8 through C-10
   Clock menu for CodeBus, 4-2
   configurations, 1-1
   connections to 90-channel interface, 3-21 through 3-23
   DAS 9200 reconfiguration, 3-4, 3-9
   differences from 92A90 Modules, 1-7
   multimodule configurations, 3-1
   positioning in the DAS 9200, 3-1
   sampling 88100 signals, B-1 through B-2
   slot number labels, 3-12
```

92A96 probe ID/power cord connections, 3-21 keying, 3-21 through 3-22 92A96D Module memory depth, 3-6

Α

ac loading
probe adapter, 1-8
problems, A-4
acquiring data
problems with high-speed signals, A-4
problems, A-1 through A-2
acquiring data, 4-4
Acquisition Memory Size field, 3-6
active low signals, 1-3
All Cycles selection
sampling 88100 signals, B-2
All Cycles selection, 5-2
auxiliary pins
connections, 3-23

B

Big Endian byte order, 3-14, 4-19
buffer probe
connections to 92A90, 3-19
connections to HSMI, 3-20
Probe ID button, 3-19
retention clips, 3-19
bus cycle types
deductive algorithm, B-1
definitions, 4-16 through 4-17
byte order
Big and Little Endian, 3-14, 4-19
byte-order jumper
location, 3-14
moving, 3-13

C

C_Addr channel group
column in disassembly, 4-6
displaying symbolically, 4-19
C_Ctrl channel group
searching on values, 4-24
symbol table, 3-10
C_Data channel group, 4-6

```
channel
   clock, 5-3
   event, 5-4
    groups, 3-10
   qualifier, 5-3
    with equals sign prefix, 5-4
Channel menu
   double-probed signals, C-10
   module and 88100 assignments, C-6 through C-10
clocking
   clock channels, 5-3
   clock qualifiers, 5-3
   Custom, 4-1, 5-1, B-1 through B-2
   External, 5-3
   for hardware analysis, 5-1
   Micro, 4-1, 5-1, B-1 through B-2
Cluster Setup menu
   Correlation Definition overlay, 3-7
   Signal Definition overlay, 3-8
cluster setups
   92A96 Modules, 2-11
   correlating modules for new setups, 3-7
   creating new setups, 3-6 through 3-9
   DAS 9200 configurations for supplied setups, 3-5
   defining signals for new setups, 3-8
   effects on the DAS 9200 when selected, 3-4
   filenames for supplied setups, 3-5
   overwriting deskew values, 3-6
   restoring, 3-5
CodeBus module
   channel assignments, C-6 through C-7
   definition, 3-1
   disassembled bus cycle types, 4-16
communication between modules, 4-2 through 4-3
configuration
   DAS 9200, 1-4, 2-1
   probe adapter, 3-13
connections
   90-channel interface, 3-21 through 3-23
   92A90 Module overview, 1-5
   92A90 Module, 3-18 through 3-20
   92A96 Module overview, 1-6
   92A96 Module, 3-21 through 3-23
   92A96 probe ID/power cord, 3-21
   auxiliary pins, 3-23
   buffer probe, 3-19
   DAS 9200 to 88100 system, 3-14
   DAS 9200 to alternate 88100 system signals, 3-23
```

HSMI to buffer probe, 3-20 HSMI to probe adapter, 3-20 probe adapter, 3-15 through 3-16 Control Flow display format, 4-10 Correlation Definition overlay, 3-7 CSTALL channel, 5-4 cursor movement, 4-20 Custom clocking Cycles Included option, 4-1 hardware analysis, 5-2 used for disassembly, 4-1 Cycles Included option All Cycles, 4-1, 5-2 Valid Cycles Only, 4-1, 5-1 D D_Addr channel group column in disassembly, 4-6 displaying symbolically, 4-19 D_Ctrl channel group searching on values, 4-24 symbol table, 3-11 D_Data channel group invalid bytes, 4-8 D_Data channel group, 4-6 DA0 and DA1 signals in trigger program, 3-14 with the probe adapter, 4-19 DAS 9200 configuration, 1-4, 2-1 configurations for supplied cluster setups, 3-5 with 92A96 Modules, 3-4, 3-9 with multimodule setups, 3-4 data acquisition, 4-4 data marks, 4-22 through 4-23 DataBus module channel assignments, C-8 through C-10 definition, 3-1 disassembled bus cycle types, 4-17 dc loading probe adapter, 1-8 DELETE FORMAT function key, 4-15 delta mark, 4-22 deskewing, 3-17 through 3-18 92A90 Module and 88100 system clock rate, 1-8 overwritten values, 3-6 Disasm Across Gaps field, 4-14

```
disassembler
   changes at setup, 3-9
   error messages, A-3
   setting up, 3-3
Disassembly Format Definition overlay, 4-12 through 4-15
Disassembly menu
   columns, 4-6 through 4-7
   data marks in split screen display, 4-22
   definition of columnar information, 4-6 through -7
   Disassembly Format Definition overlay, 4-12 through 4-15
   display formats, 4-4 through 4-11
Disassembly Print overlay, 4-25 through 4-27
display formats. See Disassembly menu.
display menus
   Disassembly, 4-4 through 4-11, 5-2
   State, 5-4
   Timing, 5-4
Display Mode field, 4-13
DNULL
   definition, B-3
   group and channel assignment, C-9
double-probed signals, C-7 through C-10
E
equals sign
   don't use channels in 92A96 Trigger menu, C-10
error messages
   disassembler, A-3
   module, A-1 through A-2, A-3
ESCAPE &CANCEL function key, 4-14
EXIT& SAVE function key, 4-15
External clocking
   double-probed signals, C-10
External clocking, 5-3
F
Filenames
   reference memory, 3-3
   supplied cluster setups, 3-5
floppy disk
   hard disk space required, 3-2
   installing software, 3-2
   physical size, 3-2
```

```
function keys
    DELETE FORMAT, 4-15
    ESCAPE &CANCEL, 4-14
    EXIT& SAVE, 4-15
    MARK DATA, 4-20 through 4-23
    RESTORE FORMAT, 4-15
    SAVE FORMAT, 4-15
G
gaps
    disassembly across, 4-14
   highlighting, 4-14
    storage qualification, 5-2
Group Name field, 4-14
Group Radix field, 4-14
H
hard disk
   deleting 92DM35 software, 2-2
   deleting reference memory files, 3-3
   inadequate disk free space, 3-2
   installing 92DM35A software, 2-2
Hardware display format, 4-8
high-speed 88100 signals, A-4
Highlight field, 4-13
Highlight Gaps field, 4-14
highlighting
   disassembled data, 4-13
   gaps, 4-14
HSMI
   connections to buffer probe, 3-20
   connections to probe adapter, 3-20
ı
installation
   probe adapter, 3-15 through 3-16
   software, 3-2
instruction mnemonics column, 4-6
instructions
   changing a FETCH cycle to a FLUSH cycle, 4-21
   manually overriding, 4-21 through 4-22
invalid bytes in data, 4-8
J
```

I-6

K keying 92A96 probe cables to 90-channel interface, 3-21 92A96 probe ID/power cord, 3-22 Little Endian byte order, 3-14, 4-19 М marking cycles, 4-20 through 4-23 memory depths. See modules. Micro clocking 88100 Probe Adapter option, 4-2 Cycles Included option, 4-1 hardware analysis, 5-2 used for disassembly, 4-1 Mnemonics column, 4-6 module error messages, A-1 through A-2 naming conventions, 3-7 modules memory depths, 3-6 multimodule configurations, 3-1 naming conventions, 3-7 restoring cluster setups, 3-5 moving the cursor, 4-20 multilayer circuit board soldering, C-3 N opcode mark correcting a disassembled data sample, 4-21 undoing an opcode mark, 4-21 overriding disassembled instructions, 4-21 through 4-22 P PC-relative addressing mode, 4-6 pin A1 orientation damaging the 88100, 3-16

printing

```
abort, 4-26
    disassembled data, 4-25 through 4-27
    state data, 5-4
    timing data, 5-4
probe adapter
    ac and dc loading, 1-8
    byte-order jumper, 3-13
    cleaning, C-3
    clearance, 1-8
    configuration, 3-13
    description, C-2
    dimensions, C-11
    in 88100 system, 3-15 through 3-16
    maintenance, C-3
    power supplied by 88100 system, C-2
   removing ZIF socket, C-12
Probe ID button
   90-channel interface for 92A96, 3-23
   buffer probe for 92A90, 3-19
program counter. See PC-relative.
protective sockets, C-13
Q
qualifier channels, 5-3
R
reference memory
   88100_Demo symbol table, 4-19
   filenames, 3-3
   viewing supplied 88100_Demo file, 3-3
register numbers, 4-6
RESTORE FORMAT function key, 4-15
Restore Formation overlay, 3-6
restoring saved deskew values, 3-18
restrictions
   88100 system, 1-7 through 1-8
retention clips
   90-channel interface, 3-23
   buffer probe, 3-19
```

S

```
sampling data
   88100 signals, B-1 through B-2
    All Cycles, B-2
    Valid Cycles Only, B-2
SAVE FORMAT function key, 4-15
Save/Restore menu, 3-6
Scroll By field, 4-13
searching
    abort, 4-24
    disassembled data, 4-24 through 4-25
    on values in cluster setups, 4-24
Sequence column, 4-6
setup filenames. See filenames.
Signal Definition overlay, 3-8
signals
    double-probed on CodeBus module, C-7
    double-probed on DataBus module, C-10
   for inter-module communication, 4-2 through 4-3
   synthesized by the probe adapter, B-3
slot number labels, 3-12 through 3-13
sockets
   removing and replacing, C-11 through C-13
Software display format, 4-9
software installation, 3-2
software trap instructions, 4-6
soldering
   multilayer circuit board, C-3
specifications
   channel assignments for acquisition modules, C-6 through C-10
   channel assignments for CodeBus, C-6 through C-7
   channel assignments for DataBus, C-8 through C-10
   electrical, C-3 through C-4
   environmental, C-5
   physical, C-5
split screen display, 4-24
State menu, 5-4
storage qualification, 4-21, 5-2 through 5-3
Subroutine display format, 4-11
suppressed cycle types, 4-9 through 4-11
suppressed sequences, 4-20
Symbol Table field, 4-14
symbol tables, 3-10 through 3-12
system clock rate, 1-7
system software version, 1-2
system under test, 1-3
```

T timestamp resolution, 4-7 skew, 4-7 Timestamp column, 4-7 Timestamp field, 4-13 types, 4-6 Timing menu, 5-4 trap vector numbers, 4-6 Trigger menu channel events, 4-3 default for the Code Bus, 4-3 default for the Data Bus, 4-4 double-probed signals, C-10 hardware analysis, 5-3 storage qualification, 5-2-3 using DA0 and DA1, 3-14 troubleshooting ac loading, A-4 acquiring data, A-1 through A-2 disassembler problems, A-3 through A-4 problems with high-speed 88100 signals, A-4 U V Valid Cycles Only selection, 5-1 sampling 88100 signals, B-2 vector base address, 4-14 W With HSMI or Without HSMI selections, 4-2 X Z ZIF socket removing and replacing, C-12 removing for vertical clearance, 3-16 removing to lessen ac loading, A-4