

# **Instruction Manual**



**TMS568**  
**MPC85XX Microprocessor Software Support**  
**071-1191-00**

Copyright © Tektronix, Inc. All rights reserved.

Tektronix products are covered by U.S. and foreign patents, issued and pending. Information in this publication supercedes that in all previously published material. Specifications and price change privileges reserved.

Tektronix, Inc., P.O. Box 500, Beaverton, OR 97077

TEKTRONIX and TEK are registered trademarks of Tektronix, Inc.

MagniVu is a trademark of Tektronix, Inc.

## **SOFTWARE WARRANTY**

Tektronix warrants that the media on which this software product is furnished and the encoding of the programs on the media will be free from defects in materials and workmanship for a period of three (3) months from the date of shipment. If a medium or encoding proves defective during the warranty period, Tektronix will provide a replacement in exchange for the defective medium. Except as to the media on which this software product is furnished, this software product is provided "as is" without warranty of any kind, either express or implied. Tektronix does not warrant that the functions contained in this software product will meet Customer's requirements or that the operation of the programs will be uninterrupted or error-free.

In order to obtain service under this warranty, Customer must notify Tektronix of the defect before the expiration of the warranty period. If Tektronix is unable to provide a replacement that is free from defects in materials and workmanship within a reasonable time thereafter, Customer may terminate the license for this software product and return this software product and any associated materials for credit or refund.

**THIS WARRANTY IS GIVEN BY TEKTRONIX IN LIEU OF ANY OTHER WARRANTIES, EXPRESS OR IMPLIED. TEKTRONIX AND ITS VENDORS DISCLAIM ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. TEKTRONIX' RESPONSIBILITY TO REPLACE DEFECTIVE MEDIA OR REFUND CUSTOMER'S PAYMENT IS THE SOLE AND EXCLUSIVE REMEDY PROVIDED TO THE CUSTOMER FOR BREACH OF THIS WARRANTY. TEKTRONIX AND ITS VENDORS WILL NOT BE LIABLE FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES IRRESPECTIVE OF WHETHER TEKTRONIX OR THE VENDOR HAS ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.**



# Table of Contents

<b>Preface</b> .....	<b>xi</b>
Manual Conventions .....	xi
Contacting Tektronix .....	xii

## Getting Started

Support Package Description .....	1-1
Disassembly Support .....	1-1
Logic Analyzer Software Compatibility .....	1-2
Logic Analyzer Configuration .....	1-2
Module Requirements .....	1-2
Probe Requirements .....	1-2
Requirements and Restrictions .....	1-3
Hardware Reset .....	1-3
Clock Rate .....	1-3
Setup/Hold Time Adjustments .....	1-3
Nonintrusive Acquisition .....	1-4
Limitations of the Support .....	1-4
Connecting the Logic Analyzer to a Target System .....	1-4
Labeling P6434 and P6860 Probes .....	1-5

## Operating Basics

<b>Setting Up the Support</b> .....	<b>2-1</b>
Installing the Support Software .....	2-1
Support Package Setups .....	2-2
Clocking Options .....	2-2
85XXDDR and 85XXDDR_RW Support Packages .....	2-2
85XXLB, 85XXLB_ALT, and 85XXLB_ADS Support Packages .....	2-3
<b>Acquiring and Viewing Disassembled Data</b> .....	<b>2-5</b>
Acquiring Data .....	2-5
Changing How Data is Displayed .....	2-5
Optional Display Selections .....	2-6
Microprocessor Specific Fields for the 85XXDDR Support Package .....	2-6
Microprocessor Specific Fields for the 85XXDDR_RW Support Package .....	2-9
Microprocessor Specific Fields for the 85XXLB, 85XXLB_ALT, and 85XXLB_ADS Support Package .....	2-10
Cycle Type Labels .....	2-11
Interrupt and Exception Labels .....	2-12
Special Characters .....	2-13
Viewing Disassembled Data .....	2-14
Hardware Display Format .....	2-15
Software Display Format .....	2-17
Control Flow Display Format .....	2-20
Subroutine Display Format .....	2-21
Marking Cycles .....	2-21
Viewing an Example of Disassembled Data .....	2-22

## Reference

<b>Channel Group Definitions</b> .....	<b>3-1</b>
Channel Groups .....	3-1
<b>Symbol and Channel Assignment Tables</b> .....	<b>3-5</b>
Symbol Tables .....	3-5
Channel Assignment Tables .....	3-8
85XXDDR Channel Group Assignments .....	3-9
85XXDDR_RW Channel Group Assignments .....	3-21
85XXLB Support Package Group Assignments .....	3-39
85XXLB_ALT Support Package Group Assignments .....	3-43
85XXLB_ADS Support Package Group Assignments .....	3-48
Clock and Qualifier Channel Assignments .....	3-52
Signals Required for Clocking and Disassembly .....	3-54
Signals Not Required for Clocking and Disassembly .....	3-54
Signal Source To Probe Connections .....	3-55
Connections for the 85XXDDR Support Package .....	3-60
Connections for the 85XXDDR_RW Support Package .....	3-67
Connections for the 85XXLB Support Package .....	3-74
Connections for 85XXLB_ALT Support Package .....	3-79
Connections for 85XXLB_ADS Support Package .....	3-89
<b>Signal Acquisition</b> .....	<b>3-95</b>

## Specification

Specifications Table .....	4-1
----------------------------	-----

## Replaceable Parts List

Parts Ordering Information .....	5-1
Using the Replaceable Parts List .....	5-1

## Index

## List of Figures

<b>Figure 2-1: Address Multiplexing for DDR-SDRAM memories. . . .</b>	<b>2-8</b>
<b>Figure 2-2: 85XXDDR hardware display format . . . . .</b>	<b>2-15</b>
<b>Figure 2-3: 85XXDDR_RW hardware display format . . . . .</b>	<b>2-16</b>
<b>Figure 2-4: 85XXLB_ALT hardware display format . . . . .</b>	<b>2-17</b>
<b>Figure 2-5: 85XXDDR software display format . . . . .</b>	<b>2-18</b>
<b>Figure 2-6: 85XXDDR_RW software display format . . . . .</b>	<b>2-19</b>
<b>Figure 2-7: 85XXLB_ALT software display format . . . . .</b>	<b>2-20</b>
<b>Figure 3-1: P6860 probe land footprint for MA-A0/A1 and MA-A2/A3 . . . . .</b>	<b>3-56</b>
<b>Figure 3-2: P6860 probe land footprint for MA-E2/E3 and SL-A0/A1 . . . . .</b>	<b>3-56</b>
<b>Figure 3-3: P6860 probe land footprint for SL-A0/A1 and SL-A2/A3 . . . . .</b>	<b>3-57</b>
<b>Figure 3-4: P6860 probe land footprint for SL-C2/C3 and SL-E2/E3 . . . . .</b>	<b>3-57</b>
<b>Figure 3-5: P6860 Probe land footprint for ELB-A2/A3 and ELB-A0/A1 . . . . .</b>	<b>3-59</b>
<b>Figure 3-6: P6860 Probe land footprint for ELB-D2/D3 and ELB-D0/D1 . . . . .</b>	<b>3-59</b>
<b>Figure 3-7: P6860 Probe land footprint for ELB-C2/C3 and ELB-C0/C1 . . . . .</b>	<b>3-60</b>
<b>Figure 3-8: Timing diagram for Local bus interface . . . . .</b>	<b>3-95</b>
<b>Figure 3-9: Timing diagram for DDR SDRAM interface . . . . .</b>	<b>3-98</b>

## List of Tables

<b>Table 1-1: Module requirements</b> .....	<b>1-2</b>
<b>Table 1-2: Probe requirements</b> .....	<b>1-2</b>
<b>Table 1-3: Setup/Hold time requirements for the MPC85XX product</b> .....	<b>1-3</b>
<b>Table 2-1: Logic analyzer disassembly display options</b> .....	<b>2-6</b>
<b>Table 2-2: Cycle type labels</b> .....	<b>2-11</b>
<b>Table 2-3: Computed cycle type labels</b> .....	<b>2-12</b>
<b>Table 2-4: Special messages and their descriptions</b> .....	<b>2-13</b>
<b>Table 2-5: Mark selections and definitions in 85XXLB, 85XXLB_ALT, and 85XXLB_ADS</b> .....	<b>2-21</b>
<b>Table 2-6: Mark selections and definitions in 85XXDDR and 85XXDDR_RW</b> .....	<b>2-22</b>
<b>Table 3-1: 85XXDDR support package channel groups</b> .....	<b>3-1</b>
<b>Table 3-2: 85XXDDR_RW support package channel groups</b> .....	<b>3-2</b>
<b>Table 3-3: 85XXLB, 85XXLB_ALT, 85XXLB_ADS support package channel groups</b> .....	<b>3-3</b>
<b>Table 3-4: 85XXLB, 85XXLB_ALT, 85XXLB_ADS ChipSel group symbol table definitions</b> .....	<b>3-5</b>
<b>Table 3-5: 85XXLB, 85XXLB_ALT, 85XXLB_ADS Control group symbol table definitions</b> .....	<b>3-6</b>
<b>Table 3-6: 85XXLB, 85XXLB_ALT, 85XXLB_ADS, 85XXDDR, and 85XXDDR_RW Debug group symbol table definitions</b> ...	<b>3-7</b>
<b>Table 3-7: 85XXDDR AND 85XXDDR_RW Control group symbol table definitions</b> .....	<b>3-8</b>
<b>Table 3-8: Address group assignments for 85XXDDR support package</b> .....	<b>3-9</b>
<b>Table 3-9: BankAddr group assignments for 85XXDDR support package</b> .....	<b>3-9</b>
<b>Table 3-10: DataLo group assignments for 85XXDDR support package</b> .....	<b>3-10</b>
<b>Table 3-11: DataHi group assignments for 85XXDDR support package</b> .....	<b>3-11</b>
<b>Table 3-12: Control group assignments for 85XXDDR support package</b> .....	<b>3-12</b>
<b>Table 3-13: Command group assignments for 85XXDDR support packages</b> .....	<b>3-13</b>



<b>Table 3-14: Strobes group assignments for 85XXDDR support package</b>	<b>3-13</b>
<b>Table 3-15: ChipSel group assignments for 85XXDDR support package</b>	<b>3-14</b>
<b>Table 3-16: CheckBits group assignments for 85XXDDR support package</b>	<b>3-14</b>
<b>Table 3-17: WrtMasks group assignments for 85XXDDR support package</b>	<b>3-14</b>
<b>Table 3-18: Debug group assignments for the 85XXDDR support package</b>	<b>3-15</b>
<b>Table 3-19: Misc group assignments for 85XXDDR support package</b>	<b>3-15</b>
<b>Table 3-20: UserDefined group assignments for the 85XXDDR support package</b>	<b>3-16</b>
<b>Table 3-21: DatByte0 group assignments for 85XXDDR support package</b>	<b>3-16</b>
<b>Table 3-22: DatByte1 group assignments for 85XXDDR support package</b>	<b>3-17</b>
<b>Table 3-23: DatByte2 group assignments for 85XXDDR support package</b>	<b>3-17</b>
<b>Table 3-24: DatByte3 group assignments for 85XXDDR support package</b>	<b>3-18</b>
<b>Table 3-25: DatByte4 group assignments for 85XXDDR support package</b>	<b>3-18</b>
<b>Table 3-26: DatByte5 group assignments for 85XXDDR support package</b>	<b>3-19</b>
<b>Table 3-27: DatByte6 group assignments for 85XXDDR support package</b>	<b>3-19</b>
<b>Table 3-28: DatByte7 group assignments for 85XXDDR support package</b>	<b>3-20</b>
<b>Table 3-29: Address group assignments for 85XXDDR_RW support package</b>	<b>3-21</b>
<b>Table 3-30: BankAddr group assignments for 85XXDDR_RW support package</b>	<b>3-21</b>
<b>Table 3-31: RdDatLo group assignments for 85XXDDR_RW support package</b>	<b>3-22</b>
<b>Table 3-32: RdDatHi group assignments for 85XXDDR_RW support package</b>	<b>3-23</b>
<b>Table 3-33: WrDatLo group assignments for 85XXDDR_RW support package</b>	<b>3-24</b>
<b>Table 3-34: WrDatHi group assignments for 85XXDDR_RW support package</b>	<b>3-26</b>

<b>Table 3-35: Control group assignments for 85XXDDR_RW support package</b>	<b>3-27</b>
<b>Table 3-36: Command group assignments for 85XXDDR_RW support package</b>	<b>3-27</b>
<b>Table 3-37: Strobes group assignments for 85XXDDR_RW support package</b>	<b>3-28</b>
<b>Table 3-38: ChipSel assignments for 85XXDDR_RW support package</b>	<b>3-28</b>
<b>Table 3-39: CheckBits group assignments for 85XXDDR_RW support package</b>	<b>3-29</b>
<b>Table 3-40: WrtMasks group assignments for 85XXDDR_RW support package</b>	<b>3-29</b>
<b>Table 3-41: Debug group assignments for 85XXDDR_RW support package</b>	<b>3-30</b>
<b>Table 3-42: Misc group assignments for 85XXDDR_RW support package</b>	<b>3-30</b>
<b>Table 3-43: UserDefined group assignments for 85XXDDR_RW support package</b>	<b>3-30</b>
<b>Table 3-44: RDDatBy0 group assignments for 85XXDDR_RW support package</b>	<b>3-31</b>
<b>Table 3-45: RDDatBy1 group assignments for 85XXDDR_RW support package</b>	<b>3-32</b>
<b>Table 3-46: RDDatBy2 group assignments for 85XXDDR_RW support package</b>	<b>3-32</b>
<b>Table 3-47: RDDatBy3 group assignments for 85XXDDR_RW support package</b>	<b>3-33</b>
<b>Table 3-48: RDDatBy4 group assignments for 85XXDDR_RW support package</b>	<b>3-33</b>
<b>Table 3-49: RDDatBy5 group assignments for 85XXDDR_RW support package</b>	<b>3-34</b>
<b>Table 3-50: RDDatBy6 group assignments for 85XXDDR_RW support package</b>	<b>3-34</b>
<b>Table 3-51: RDDatBy7 group assignments for 85XXDDR_RW support package</b>	<b>3-35</b>
<b>Table 3-52: WRDatBy0 group assignments for 85XXDDR_RW support package</b>	<b>3-35</b>
<b>Table 3-53: WRDatBy1 group assignments for 85XXDDR_RW support package</b>	<b>3-36</b>
<b>Table 3-54: WRDatBy2 group assignments for 85XXDDR_RW support package</b>	<b>3-36</b>
<b>Table 3-55: WRDatBy3 group assignments for 85XXDDR_RW support package</b>	<b>3-37</b>

<b>Table 3-56: WRDatBy4 group assignments for 85XXDDR_RW support package</b>	<b>3-37</b>
<b>Table 3-57: WRDatBy5 group assignments for 85XXDDR_RW support package</b>	<b>3-38</b>
<b>Table 3-58: WRDatBy6 group assignments for 85XXDDR_RW support package</b>	<b>3-38</b>
<b>Table 3-59: WRDatBy7 group assignments for 85XXDDR_RW support package</b>	<b>3-39</b>
<b>Table 3-60: Address and Data group assignments for 85XXLB support package</b>	<b>3-39</b>
<b>Table 3-61: BurstAddr group assignments for 85XXLB support package</b>	<b>3-41</b>
<b>Table 3-62: Control group assignments for 85XXLB support package</b>	<b>3-41</b>
<b>Table 3-63: ChipSel group assignments for 85XXLB support package</b>	<b>3-42</b>
<b>Table 3-64: Debug group assignments for 85XXLB support packages</b>	<b>3-42</b>
<b>Table 3-65: DataMask group assignments for 85XXLB support package</b>	<b>3-43</b>
<b>Table 3-66: UserDefined group assignments for 85XXLB support package</b>	<b>3-43</b>
<b>Table 3-67: Address group assignments for 85XXLB_ALT support package</b>	<b>3-43</b>
<b>Table 3-68: Data group assignments for 85XXLB_ALT support package</b>	<b>3-45</b>
<b>Table 3-69: BurstAddr group assignments for 85XXLB_ALT support package</b>	<b>3-46</b>
<b>Table 3-70: Control group assignments for 85XXLB_ALT support package</b>	<b>3-46</b>
<b>Table 3-71: ChipSel group assignments for 85XXLB_ALT support package</b>	<b>3-47</b>
<b>Table 3-72: Debug group assignments for 85XXLB_ALT support package</b>	<b>3-47</b>
<b>Table 3-73: DataMask group assignments for 85XXLB_ALT support package</b>	<b>3-48</b>
<b>Table 3-74: UserDefined group assignments for 85XXLB_ALT support package</b>	<b>3-48</b>
<b>Table 3-75: Address and Data group assignments for 85XXLB_ADS support package</b>	<b>3-48</b>
<b>Table 3-76: BurstAddr group assignments for 85XXLB_ADS support package</b>	<b>3-50</b>

<b>Table 3-77: Control group assignments for 85XXLB_ADS support package</b>	<b>3-50</b>
<b>Table 3-78: ChipSel group assignments for 85XXLB_ADS support package</b>	<b>3-51</b>
<b>Table 3-79: Debug group assignments for 85XXLB_ADS support package</b>	<b>3-51</b>
<b>Table 3-80: DataMask group assignments for 85XXLB_ADS support package</b>	<b>3-51</b>
<b>Table 3-81: UserDefined group assignments for 85XXLB_ADS support package</b>	<b>3-52</b>
<b>Table 3-82: Clock and Qualifier channel assignments for 85XXDDR support package</b>	<b>3-52</b>
<b>Table 3-83: Clock and Qualifier channel assignments for 85XXDDR_RW support package</b>	<b>3-52</b>
<b>Table 3-84: Clock and Qualifier channel assignments for 85XXLB support package</b>	<b>3-53</b>
<b>Table 3-85: Clock and Qualifier channel assignments for 85XXLB_ALT support package</b>	<b>3-53</b>
<b>Table 3-86: Clock and Qualifier channel assignments for 85XXLB_ADS support package</b>	<b>3-54</b>
<b>Table 3-87: Recommended pin assignments for a P6434 Mictor connector (component side)</b>	<b>3-55</b>
<b>Table 3-88: Footprint to logic analyzer mapping for the 85XXDDR support package</b>	<b>3-58</b>
<b>Table 3-89: Footprint to logic analyzer mapping for the 85XXDDR_RW support package</b>	<b>3-58</b>
<b>Table 3-90: MA-A2/A3 probe connections for 85XXDDR support package</b>	<b>3-60</b>
<b>Table 3-91: MA-A0/A1 probe connections for 85XXDDR support package</b>	<b>3-61</b>
<b>Table 3-92: MA-C2/C3 probe connections for the 85XXDDR support package</b>	<b>3-62</b>
<b>Table 3-93: MA-E2/E3 probe connections for 85XXDDR support package</b>	<b>3-62</b>
<b>Table 3-94: SL-A2/A3 probe connections for 85XXDDR support package</b>	<b>3-63</b>
<b>Table 3-95: SL-A0/A1 probe connections for 85XXDDR support package</b>	<b>3-64</b>
<b>Table 3-96: SL-C2/C3 probe connections for 85XXDDR support package</b>	<b>3-65</b>
<b>Table 3-97: SL-E2/E3 probe connections for 85XXDDR support package</b>	<b>3-65</b>

<b>Table 3-98: MA-A2/A3 probe connections for 85XXDDR_RW support package</b>	<b>3-67</b>
<b>Table 3-99: MA-A0/A1 probe connections for 85XXDDR_RW support package</b>	<b>3-67</b>
<b>Table 3-100: MA-C2/C3 probe connections for 85XXDDR_RW support package</b>	<b>3-68</b>
<b>Table 3-101: MA-E2/E3 probe connections for 85XXDDR_RW support package</b>	<b>3-69</b>
<b>Table 3-102: SL-A2/A3 probe connections for 85XXDDR_RW support package</b>	<b>3-70</b>
<b>Table 3-103: SL-A0/A1 probe connections for 85XXDDR_RW support package</b>	<b>3-71</b>
<b>Table 3-104: SL-C2/C3 probe connections for 85XXDDR_RW support package</b>	<b>3-71</b>
<b>Table 3-105: SL-E2/E3 probe connections for 85XXDDR_RW support package</b>	<b>3-72</b>
<b>Table 3-106: Mictor A connections for 85XXLB support package</b>	<b>3-74</b>
<b>Table 3-107: Mictor C connections for 85XXLB support package (Probe #3)</b>	<b>3-75</b>
<b>Table 3-108: Mictor D connections for 85XXLB support package (Probe #3)</b>	<b>3-76</b>
<b>Table 3-109: A3/A2 connections using P6860 probe for 85XXLB support package</b>	<b>3-76</b>
<b>Table 3-110: C3/C2 connections using P6860 probe for 85XXLB support package</b>	<b>3-77</b>
<b>Table 3-111: A1/A0 connections using P6860 probe for 85XXLB support package</b>	<b>3-78</b>
<b>Table 3-112: Address connections for 85XXLB_ALT support package</b>	<b>3-79</b>
<b>Table 3-113: Data connections for 85XXLB_ALT support package</b>	<b>3-81</b>
<b>Table 3-114: Control connections for 85XXLB support package</b>	<b>3-82</b>
<b>Table 3-115: ELB-A2/A3 probe head assignment for 85XXLB_ALT support package</b>	<b>3-84</b>
<b>Table 3-116: ELB-A0/A1 probe head assignment for 85XXLB_ALT support package</b>	<b>3-85</b>
<b>Table 3-117: ELB-D2/D3 probe head assignment for 85XXLB_ALT support package</b>	<b>3-85</b>
<b>Table 3-118: ELB-A0/A1 probe head assignment for 85XXLB_ALT support package</b>	<b>3-86</b>

<b>Table 3-119: ELB-C2/C3 probe head assignment for 85XXLB_ALT support package</b> .....	<b>3-87</b>
<b>Table 3-120: ELB-D0/D1 probe head assignment for 85XXLB_ALT support package</b> .....	<b>3-88</b>
<b>Table 3-121: Alternate Board Data connections</b> .....	<b>3-89</b>
<b>Table 3-122: Alternate Board Control connections</b> .....	<b>3-90</b>
<b>Table 3-123: A3/A2 probe head assignment for 85XXLB_ADS support package</b> .....	<b>3-91</b>
<b>Table 3-124: A1/A0 probe head assignment for 85XXLB_ADS support package</b> .....	<b>3-92</b>
<b>Table 3-125: C3/C2 probe head assignment for 85XXLB_ADS support package</b> .....	<b>3-93</b>
<b>Table 3-126: D1/D0 probe head assignment for 85XXLB_ADS support package</b> .....	<b>3-94</b>
<b>Table 3-127: Sample points for 85XXLB, and 85XXLB_ADS support packages</b> .....	<b>3-96</b>
<b>Table 3-128: Sample points for 85XXLB_ALT support package</b> .....	<b>3-96</b>
<b>Table 3-129: Signal acquisition for 85XXLB, 85XXLB_ALT, and 85XXLB_ADS support packages</b> .....	<b>3-97</b>
<b>Table 3-130: Sample points for 85XXDDR and 85XXDDR_RW support packages</b> .....	<b>3-98</b>
<b>Table 3-131: Signal acquisition in 85XXDDR and 85XXDDR_RW support packages</b> .....	<b>3-99</b>
<b>Table 4-1: Electrical specifications</b> .....	<b>4-1</b>

# Preface

This instruction manual contains specific information about the TMS568 MPC85XX microprocessor support product and is part of a set of information on how to operate this product on compatible Tektronix logic analyzers.

If you are familiar with operating microprocessor support packages on the logic analyzer for which the TMS568 MPC85XX microprocessor support product was purchased, you will probably only need this instruction manual to set up and run the support.

If you are not familiar with operating microprocessor support packages, you will need to supplement this instruction manual with information on basic operations to set up and run the support.

Information on basic operations of microprocessor support packages is included with each product. Each logic analyzer includes basic information that describes how to perform tasks common to support packages on that platform. This information can be in the form of logic analyzer online help, an installation manual, or a user manual.

This manual provides detailed information on the following topics:

- Connecting the logic analyzer to the target system
- Setting up the logic analyzer to acquire data from the target system
- Acquiring and viewing disassembled data

## Manual Conventions

This manual uses the following conventions:

- The term “disassembler” refers to the software that disassembles microprocessor cycles into instruction mnemonics and cycle types.
- The phrase “basic operations” refers to the logic analyzer online help, or the user manual that covers the basic operations of the microprocessor support.
- The phrase “logic analyzer” refers to the Tektronix logic analyzer for which this product was purchased.

## Contacting Tektronix

<b>Phone</b>	1-800-833-9200*
<b>Address</b>	Tektronix, Inc. Department or name (if known) 14200 SW Karl Braun Drive P.O. Box 500 Beaverton, OR 97077 USA
<b>Web site</b>	<a href="http://www.tektronix.com">www.tektronix.com</a>
<b>Sales support</b>	1-800-833-9200, select option 1*
<b>Service support</b>	1-800-833-9200, select option 2*
<b>Technical support</b>	Email: <a href="mailto:techsupport@tektronix.com">techsupport@tektronix.com</a> 1-800-833-9200, select option 3* 6:00 a.m. - 5:00 p.m. Pacific time

---

\* **This phone number is toll free in North America. After office hours, please leave a voice mail message. Outside North America, contact a Tektronix sales office or distributor; see the Tektronix web site for a list of offices.**





# Getting Started



# Getting Started

This section contains information on the TMS568 MPC85XX microprocessor support product and information on connecting your logic analyzer to your target system.

## Support Package Description

The TMS568 MPC85XX microprocessor support product displays disassembled data from systems based on MPC8540/8560. The support package allows you to acquire microprocessor cycles with minimal impact on the environment of the system.

The TMS568 MPC85XX microprocessor support product contains five support packages that have their own setup software and disassemblers. A description of each support package is listed here:

- 85XXDDR acquires DDR commands and DDR reads or DDR writes.
- 85XXDDR\_RW acquires commands and both DDR reads and writes simultaneously.
- 85XXLB acquires the SDRAM and GPCM cycles on the local bus.
- 85XXLB\_ALT acquires the SDRAM and GPCM bus cycles from 85XX local bus interface. This support package can be used with reference boards having alternate channel assignment. Refer to the channel assignment section for details.
- 85XXLB\_ADS acquires the SDRAM and GPCM bus cycles from 85XX local bus interface. This support package is compatible with Motorola ADS reference board channel assignment.

### Disassembly Support

The disassembler decodes information from the DDR and local bus interfaces.

To use this support package efficiently refer to the following documents:

- *MPC8540 INTEGRATED PROCESSOR PRELIMINARY USER'S MANUAL, {Motorola, MPC8540xxxx 3/2002, Rev.1.3}*
- *MPC8560 PowerQUICC III INTEGRATED COMMUNICATION PROCESSOR PRELIMINARY USER'S MANUAL, {Motorola MPC8560xxxx, 1/2003, Rev.2.0}*
- *JEDEC STANDARD, DDR SDRAM Specification, JESD79, Release 2, May 2002.*

- *NEX\_SPA (Sample point analyzer), Nexus technologies( [www.bus-boards.com](http://www.bus-boards.com)).*

## Logic Analyzer Software Compatibility

The label on the microprocessor support CD-ROM states which version of logic analyzer software this support package is compatible with.

## Logic Analyzer Configuration

The TMS568 product allows a choice of required minimum module configurations.

### Module Requirements

Table 1-1 lists the minimum module requirements for the TMS568 MPC85XX microprocessor support product.

**Table 1-1: Module requirements**

Support package	Module requirements
85XDDR	One TLA7Ax4 450 MHz, 136-channel module
85XDDR_RW	Two TLA7Ax4 450 MHz, 136-channel modules in merged configuration
85XXLB	One TLA7N2 module 200 MHz, 68-channel module
85XXLB_ALT	One TLA7N3 module 200 MHz, 102-channel module
85XXLB_ADS	TLA7Ax2 module 235 MHz state speed, 68-channel module

### Probe Requirements

Table 1-2 lists the probe requirements for the TMS568 MPC85XX microprocessor support product.

**Table 1-2: Probe requirements**

Support package	Probe requirements
85XDDR	Four P6860 probes
85XDDR_RW	Eight P6860 probes
85XXLB	Two P6434 probes
85XXLB_ALT	Three P6434 probes
85XXLB_ADS	Two P6860 probes

## Requirements and Restrictions

Review the electrical specifications in the *Specifications* section on page 4-1 in this manual as they pertain to your target system, as well as the following descriptions of TMS568 MPC85XX microprocessor support product requirements and restrictions.

### Hardware Reset

If a hardware reset occurs in your target system during an acquisition, the application disassembler might acquire an invalid sample.

### Clock Rate

The maximum clock rate for local bus is 166 MHz and for DDR-SDRAM is 200 MHz.

### Setup/Hold Time Adjustments

The DDR reads and writes have different timings. The DQS and data are edge aligned for reads and center aligned for writes. 85XXDDR support package has default setup hold timings valid for reads. To capture write data accurately or if the DDR SDRAM timings are different, you need to adjust the setup/hold timing values. This can be done either manually or using a tool.

To manually adjust setup/hold, trigger on a read or a write cycle appropriately. Then, in the MagniVu, find the data valid window for DDR data with reference to the clock edge. Select setup/hold timings in custom clocking option, in such a way that the setup/hold window falls at the center of the data valid window.

To assist in this operation, a software tool called DDR Sample Point Analysis Software (NEX-SPA) is available from Nexus Technology, Inc (a Tektronix Embedded System Tools Partner). The tool and a user guide can be downloaded from their web site, [www.busboards.com](http://www.busboards.com).

Table 1-3 lists the setup/hold time requirements for the different support packages. For correct acquisition, the target system must provide a data valid window meeting these requirements.

**Table 1-3: Setup/Hold time requirements for the MPC85XX product**

Support package name	Logic analyzer/ module	Setup time	Hold time
85XXDDR	One TLA7Ax4 450 MHz, 136-channel module	750 ps	0 ps
85XXDDR_RW	Two TLAx4 450 MHz, 136-channel modules in merged configuration	750 ps	0 ps
85XXLB	One TLA7N2 module 200 MHz, 68-channel module	2.5 ns	0 ps

**Table 1-3: Setup/Hold time requirements for the MPC85XX product (Cont.)**

Support package name	Logic analyzer/ module	Setup time	Hold time
85XXLB_ALT	One TLA7N3 module 200 MHz, 102-channel module	2.5 ns	0 ps
85XXLB_ADS	TLA7Ax2 module 235 MHz state speed, 68-channel module	2.5 ns	0 ps

**Nonintrusive Acquisition**

Acquiring microprocessor cycles is nonintrusive to the target system. The TMS568 MPC85XX microprocessor support product does not intercept, modify, or present signals back to the system under test.

**Limitations of the Support**

The TMS568 MPC85XX microprocessor support product does not support the following:

- Local Bus SDRAM extended CAS Latency “4,5,6,7”.
- UPM cycles.

**Connecting the Logic Analyzer to a Target System**

You can use the channel probes to make the connections between the logic analyzer and your target system.

To connect the probes to the target system as described in the TMS568 MPC85XX microprocessor support product channel assignment, follow the steps:

1. Power off your target system. It is not necessary to power off the logic analyzer.



**CAUTION.** To prevent static damage, handle the target systems, probes, and the logic analyzer module in a static-free environment. Static discharge can damage these components.

*Always wear a grounding wrist strap, heel strap, or similar device while handling the target system.*

2. Place the target system on a horizontal, static-free surface.

3. Use tables 3-87 through 3-126 starting on page 3-55 to connect the channel probes to the necessary signals in the target system.

A probe adapter (NEX-DDRHS) that connects the Logic Analyzer to a JEDEC standard DDR-SDRAM slot is available from Nexus Technology Inc. (a Tektronix Embedded Systems Tools Partner). TMS568 DDR-SDRAM supports are compatible with this probe adapter. When using this probe adapter, an automatic dequeue feature is available only if the Debug signals are routed through the ECC pins.

Contact your Tektronix representative if you require any assistance regarding the probe adapter.

## Labeling P6434 and P6860 Probes

The TMS568 MPC85XX microprocessor support product relies on the channel mapping and labeling scheme for the P6860 and P6434 Probes. Apply labels, using the instructions described in the *P6810, P6860, and P6880 Logic Analyzer Probes Instruction* manual and *P6434 Logic Analyzer Probes Instruction* manual.







# Operating Basics



# Setting Up the Support

This section provides information on how to set up the software support and covers the following topics:

- Installing the support software
- Support package setups
- Clocking options

The information in this section pertains to the specific operations and functions of the TMS568 MPC85XX microprocessor support product on a Tektronix logic analyzer.

Before you acquire and display disassembled data, you need to load the support package and specify the setups for clocking and triggering as described in the logic analyzer online help under “Microprocessor support”. The support package provides default values for each of these setups, but you can change the setups as needed.

## Installing the Support Software

---

**NOTE.** Before you install any software, it is recommended you verify that the microprocessor support software is compatible with the logic analyzer software.

---

To install the TMS568 MPC85XX microprocessor support product on your Tektronix logic analyzer, follow these steps:

1. Insert the CD-ROM in the CD drive.
2. Click the Windows Start button, point to Settings, and click Control Panel.
3. In the Control Panel window, double-click Add/Remove Programs.
4. Follow the instructions on the screen for installing the software from the CD-ROM. A copy of the instruction manual is available on the CD-ROM.

To remove or uninstall software, follow the above instructions and select Uninstall. You need to close all windows before you uninstall any software.

The TMS568 MPC85XX microprocessor support product installs five different support packages.

## Support Package Setups

The TMS568 MPC85XX microprocessor support product installs five support packages that have their own setup software and disassemblers. A description of each support package is listed here:

- **85XXDDR:** This support package acquires DDR commands and DDR reads or DDR writes.
- **85XXDDR\_RW:** This support package acquires commands and both DDR reads and writes simultaneously.
- **85XXLB:** This support package acquires the SDRAM and GPCM cycles on the local bus.
- **85XXLB\_ALT:** This support package acquires SDRAM and GPCM bus cycles from 85XX local bus interface. Use this package with reference boards that have alternate channel assignment. Refer to the channel assignment section for more details.
- **85XXLB\_ADS:** This support package is compatible with Motorola ADS reference board channel assignment. This support package acquires SDRAM and GPCM bus cycles from 85XX local bus interface.

The TMS568 MPC85XX microprocessor support product adds these five selections to the “Load Support Package” dialog box, under the File pulldown menu.

## Clocking Options

A special custom clocking program is loaded into the module every time you load one of the 85XXDDR, 85XXDDR\_RW, 85XXLB, 85XXLB\_ALT or 85XXLB\_ADS support packages from the TMS568 MPC85XX microprocessor support product. Each support package offers different clocking options. You may use the default clocking option or choose an alternate by clicking the “More...” button in the logic analyzer setup window.

### **85XXDDR and 85XXDDR\_RW Support Packages**

The software provides three custom clocking options for the 85XXDDR and 85XXDDR\_RW support packages.

**DDR Clocking.** Permits selection between DDR clocks (MCK0, MCK1, MCK2) and chip selects (MCS0 or/and MCS1) to acquire DDR data. Select the appropriate option from the following:

DDR MCK0; MCS0~ only active (default)  
DDR MCK0; MCS0~ and MCS1~active  
DDR MCK1; MCS0~ only active

DDR MCK1; MCS0~ and MCS1~active  
 DDR MCK2; MCS0~ only active, or  
 DDR MCK2; MCS0~ and MCS1~active

**Clock Mode.** Select the type of data acquisition.

Selective Clocking (default)

This mode reduces the number of idle cycles stored by the acquisition card to optimally use the acquisition memory. Data is stored whenever MRAS~ or MCAS~ is asserted, along with CS0~ or CS1~. After every assertion of MCAS~, additional 17 samples are taken on every DDR Clock edge. If MCAS~ and ChipSelect are asserted during these 17 samples, the count is reset.

---

**NOTE.** This mode does not work if the DDR target uses ChipSelect CS3~ or CS4~ to enable the DDR memory.

---

Every DDR Clock Edge

This mode causes the acquisition card to store data on every Rising and Falling edge of the selected DDR SDRAM clock.

**Refresh Cycles.** Select one of the following options to either acquire or not acquire refresh cycles.

Do not acquire (default) - This selection does not acquire refresh cycles.  
 Acquire - This selection acquires refresh cycles.

### 85XXLB, 85XXLB\_ALT, and 85XXLB\_ADS Support Packages

The software provides four custom clocking options for the 85XXLB, 85XXLB\_ALT, and 85XXLB\_ADS support packages.

**Debug Mode.** Acquires data when Debug Signals are available or not available.

Disabled (default)  
 Enabled

**Clock Mode.** Select the type of data acquisition.

Selective Clocking (default)

This mode reduces the number of idle cycles stored by the acquisition card to optimally use acquisition memory.

Every LB Clock Falling-Edge

This mode causes the acquisition card to store data on every falling edge of the selected local bus clock.

**SDRAM: CAS Latency.** Select SDRAM CAS Latency as one of the following:

One (default)

Two

Three

**SDRAM: Port Size.** Select the SDRAM Port Size as one of the following:

16 bit (default)

8 bit or 32 bit

# Acquiring and Viewing Disassembled Data

This section describes how to acquire data and view it disassembled. The following information covers these topics and tasks:

- Acquiring data
- Changing how data is displayed
- Viewing cycle type labels
- Viewing disassembled data in various display formats

## Acquiring Data

The TMS568 MPC85XX microprocessor support product installs five different support packages: 85XXDDR, 85XXDDR\_RW, 85XXLB, 85XXLB\_ALT, and 85XXLB\_ADS.

Once you load the support package, choose a clocking mode, adjust the logic analyzer setup/hold window if required, and specify the trigger, you are ready to acquire and disassemble data.

If you have any problems acquiring data, refer to the information on basic operations in your logic analyzer online help.

## Changing How Data is Displayed

Common fields and features allow you to further modify displayed data to fit your needs. You can make common and optional display selections in the disassembly property page.

You can make selections unique to the support package from the TMS568 MPC85XX microprocessor support product to do the following tasks:

- Change how data is displayed across all display formats
- Change the interpretation of disassembled cycles

**Optional Display Selections**

Table 2-1 shows the disassembly display options for 85XXDDR, 85XXDDR\_RW, 85XXLB, 85XXLB\_ALT, and 85XXLB\_ADS support packages.

**Table 2-1: Logic analyzer disassembly display options**

Option	Selections
Show	Hardware (default) Software Control Flow Subroutine
Highlight	Hardware (default) Software Control Flow Subroutine
Disassemble Across Gaps	Yes No (default)

**Microprocessor Specific Fields for the 85XXDDR Support Package**

You can make optional selections for disassembled data. In addition to the common selections (described in the information on basic operations), you can change the displayed data in the following ways.

**Show DESELECT cycles.** Choose from the following selections depending on whether you want to see the DESELECT cycles in the Listing Window.

- Yes (default)
- No

**Show all data?.** Choose among the following selections depending on whether you wish to see Valid Data in the Listing Window.

- Yes (default)
- No

**Processor used.** Choose between the following microprocessors.

- MPC8540 (default)
- MPC8560



**Debug Signals.** Choose among the following selections depending on where the debug signals are available.

Disabled (default)  
Debug signals on MSRCID  
Debug signals on ECC

**Valid Cycles.** Choose among the following selections depending on whether you are acquiring DDR reads/writes.

Reads (default)  
Writes

**DDR configuration.** Choose among the following selections depending on the type of DDR SDRAM device used. This selection is necessary for the Address Calculation. The address is calculated based on Figure 2-1 on page 2-8.

14 X 11 (default)  
14 X 10  
13 X 11  
13 X 10  
13 X 9  
12 X 10  
12 X 9  
12 X 8

**CAS latency.** Choose among the following selections depending on the CAS latency of the DDR SDRAM device.

1.5 (default)  
2  
2.5  
3

**Registered?.** Choose among the following selections depending on whether the registered DDR memory is used.

No (default)  
Yes

**Prefetch byte ordering.** Choose among the following selections depending on the byte ordering.

Big edian (default)  
Little edian

Figure 2-1 shows address multiplexing for DDR-SDRAM memories.

ROW x COL	msb			Address from Core Master																												lsb				
	0-3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33-35					
14 x 11	RAS				13	12	11	10	9	8	7	6	5	4	3	2	1	0																		
	MBA																																			
	CAS																					11	9	8	7	6	5	4	3	2	1	0				
14 x 10	RAS					13	12	11	10	9	8	7	6	5	4	3	2	1	0																	
	MBA																																			
	CAS																						9	8	7	6	5	4	3	2	1	0				
13 x 11	RAS						12	11	10	9	8	7	6	5	4	3	2	1	0																	
	MBA																																			
	CAS																					11	9	8	7	6	5	4	3	2	1	0				
13 x 10	RAS							12	11	10	9	8	7	6	5	4	3	2	1	0																
	MBA																																			
	CAS																						9	8	7	6	5	4	3	2	1	0				
13 x 9	RAS								12	11	10	9	8	7	6	5	4	3	2	1	0															
	MBA																																			
	CAS																							8	7	6	5	4	3	2	1	0				
12 x 10	RAS									11	10	9	8	7	6	5	4	3	2	1	0															
	MBA																																			
	CAS																							9	8	7	6	5	4	3	2	1	0			
12 x 9	RAS										11	10	9	8	7	6	5	4	3	2	1	0														
	MBA																																			
	CAS																								8	7	6	5	4	3	2	1	0			
12 x 8	RAS											11	10	9	8	7	6	5	4	3	2	1	0													
	MBA																																			
	CAS																								7	6	5	4	3	2	1	0				

Figure 2-1: Address Multiplexing for DDR-SDRAM memories.

**Microprocessor Specific  
Fields for the  
85XDDR\_RW Support  
Package**

You can make optional selections for disassembled data. In addition to the common selections (described in the information on basic operations), you can change the displayed data in the following ways.

**Show DESELECT cycles.** Choose from the following selections depending on whether you want to see DESELECT cycles in the Listing Window.

Yes (Default)  
No

**Show all data?.** Choose among the following selections depending on whether you want to see Valid Data in the Listing Window.

Yes (default)  
No

**Processor used.** Choose between the following microprocessors.

MPC8540 (default)  
MPC8560

**Debug Signals.** Choose among the following selections depending on where the debug signals are available.

Disabled  
Debug signals on MSRCID  
Debug signals on ECC

**DDR configuration.** Choose among the following selections depending on the type of DDR SDRAM device used. This selection is necessary for the Address Calculation. The address is calculated based on the figure 2-1 on page 2-8.

14 X 11 (default)  
14 X 10  
13 X 11  
13 X 10  
13 X 9  
12 X 10  
12 X 9  
12 X 8

**CAS Latency.** Choose among the following selections depending on the CAS latency of the DDR SDRAM device.

- 1.5 (default)
- 2
- 2.5
- 3

**Registered?.** Choose among the following selections depending on whether registered DDR memory is used.

- No (default)
- Yes

**Prefetch byte ordering.** Choose among the following selections depending on the byte ordering.

- Big endian (default)
- Little endian

**Microprocessor Specific  
Fields for the 85XXLB,  
85XXLB\_ALT, and  
85XXLB\_ADS Support  
Package**

You can make optional selections for disassembled data. In addition to the common selections (described in the information on basic operations), you can change the displayed data in the following ways.

**Show.** Choose among the following selections depending on which cycles you wish to see in the Listing Window.

- All cycles (default)
- GPCM cycles
- SDRAM cycles
- UPM cycles

**Debug Signals.** Choose among the following selections depending on where the debug signals are available.

- Disabled (default)
- Enabled

**LCS [0:7]-machine select.** Enter an 8-digit number “xxxxxxx” where each digit corresponds to the type of machine connected to CS0 to CS7. Select x as follows.

- x=0 for GPCM
- x=1 for SDRAM
- x=2 for UPM
- x=4 if no memory is connected

For example if LCS0, LCS1, and LCS2 have SDRAM; LCS3 and LCS4 have UPM; LCS5 and LCS6 have GPCM and no memory device is connected to LCS7 then the 8-digit number for this option is “11122004”

**LCS [0:7]-port size select.** Enter an 8-digit number “xxxxxxx” where each digit corresponds to the port size of each machine connected to CS0 to CS7. Select x as follows.

x=0 for 32-bit  
 x=1 for 16-bit  
 x=2 for 8-bit  
 x=4 if no memory is connected

For example, if LCS0, LCS1, and LCS2 are connected to devices with port width of 32-bits, LCS3 and LCS4 are connected to devices with port width of 16-bits, LCS5 and LCS6 are connected to devices of port width of 8-bits and no memory device is connected to LCS7 then the 8-digit number for this option is “00011224”

**SDRAM CAS latency.** Choose among the following selections depending on the CAS latency of the local bus SDRAM device.

One (default)  
 Two  
 Three

## Cycle Type Labels

The TMS568 MPC85XX microprocessor support product decodes and displays the cycle type labels in the hardware display format.

Table 2-2 lists the cycle type labels and their descriptions.

**Table 2-2: Cycle type labels**

Label	Description
Flush	This cycle is fetched but not executed.
Extension	This cycle is an extension to a preceding instruction opcode.
Unknown	This combination of control bits is unexpected or unrecognized.

Table 2-3 lists the computed cycle type labels and their descriptions.

**Table 2-3: Computed cycle type labels**

Label	Description
Read	Read cycle
Write	Write cycle
System Reset	Reset cycle
Refresh	Refresh cycle
Precharge	Bank precharge cycle
Precharge all	Precharge all bank cycle
Row Address	Row address
Column address	Column address

## Interrupt and Exception Labels

The e500 core supports extended exception handling model, with nested interrupt capability and extensive interrupt vector programmability. There are many registers associated with Interrupt and Exception labels. Two are explained in detail here.

- IVPR (Interrupt vector prefix register): IVPR[32-47] contains the high-order 16 bits of the address of the exception processing routines defined in the IVOR registers.
- IVOR (Interrupt vector offset register): The IVORs contain the low-order offset of the address of the exception processing routines defined in the IVOR registers.

Each interrupt has an associated interrupt vector address, obtained by computing the IVPR value with the address index in the associated IVOR (that is, IVPR[32-47]||IVOR<sub>n</sub>[48-59]||0b0000). The resulting address is that of the instruction to be executed when that interrupt occurs. IVPR and IVOR values are indeterminate on reset.

For example, you can store the interrupt routine in any memory location, specifying the interrupt prefix and offset values in the registers.

The TMS568 MPC85XX microprocessor software product labels all exception vector reads, using the following symbols in address column: (See the MPC85XX Microprocessor User Manual for the description of these labels).

Critical\_input\_interrupt  
Data\_storage\_interrupt  
Instruction\_storage\_interrupt

External\_input\_interrupt  
 Alignment\_interrupt  
 Program\_interrupt  
 Floating-point\_unavailable\_interrupt  
 System\_call\_interrupt  
 Auxiliary\_processor\_unavailable\_interrupt  
 Decrementer\_interrupt  
 Fixed-interval\_interrupt  
 Watchdog\_timer\_interrupt  
 Data\_TLB\_error\_interrupt  
 Instruction\_TLB\_error\_interrupt  
 Debug\_interrupt  
 SPE\_APU\_unavailable\_interrupt  
 SPE\_floating-point\_data\_exception  
 SPE\_floating-point\_round\_exception  
 Performance\_monitor

These labels are defined in the DemoAddr.tsf in each support folder. You can edit this file for the interrupt table. Each label provides a vector address. For example, IVPR[32-47]||IVORn[48-59]||0b0000).

## Special Characters

This section gives information about the special messages used in the TMS568 MPC85XX microprocessor support product. The disassembler uses special messages to indicate the following significant events.

Table 2-4 lists the special messages and their descriptions.

**Table 2-4: Special messages and their descriptions**

Special messages	Description
#	This indicates the current value depending on the target microprocessor's assembler notation.
>	This indicates that there is insufficient room on the screen to show all the available data.
>>	This indicates that the instruction fetch cycle has been manually marked.
t	This indicates that the given number is in decimal. For example: #12t (for 0xC in hexadecimal).
****	This string indicates that there is insufficient data available for complete disassembly of the instruction. The number of asterisks indicates the "width" of the data that is unavailable. Two asterisks represent a byte.

## Viewing Disassembled Data

You can view disassembled data for the TMS568 MPC85XX microprocessor support product in four display formats:

- Hardware
- Software
- Control Flow
- Subroutine

All disassembly modes are available through the “Disassembly Properties” menu of the listing display.

The information on basic operations describes how to select the disassembly display formats.

If a channel group is not visible, you must use Add Column or Ctrl+L to make the group visible.



### Hardware Display Format

In the hardware display format, all valid opcode fetch bus cycles is disassembled and displayed. Noninstruction bus cycles are displayed with the appropriate cycle type labels. This is the default format for disassembly.




Figure 2-2: 85XXDDR hardware display format

## Acquiring and Viewing Disassembled Data

Sample	85XXDDR_RW Addr	85XXDDR_RW R0DatHi	85XXDDR_RW R0DatLo	85XXDDR_RW WRDatHi	85XXDDR_RW WRDatLo	85XXDDR_RW Mnemonics	Timestamp
8427	0000F34	88840000	88630000	-----	-----	lbz r3,#0(r3)	7.3
	0000F38	-----	-----	-----	-----	lbz r4,#0(r4)	7.3
	0000F3C	88A50000	-----	-----	-----	lbz r5,#0(r5)	7.3
8433	000002C	-----	-----	-----	-----	( NOP )	45.1
8434	000002C	-----	-----	-----	-----	( ROW ACTIVATE )	7.3
8438	000B018	-----	-----	-----	-----	( READ )	90.0
8442	000B018	FFFD7EB	A4EEF7CB	-----	-----	Read data	30.1
8443	000B020	000510C4	658400D5	-----	-----	Read data	7.3
8444	000B028	0242A909	41001007	-----	-----	Read data	7.3
8445	000B030	FFFFBAF7	F577EEE6	-----	-----	Read data	7.3
8451	-----	-----	-----	-----	-----	( NOP )	45.1
8452	00000000	-----	-----	-----	-----	( ROW ACTIVATE )	7.3
8456	0000F40	-----	-----	-----	-----	( READ )	90.0
8460	0000F40	88C60000	-----	-----	-----	lbz r6,#0(r6)	30.0
	0000F44	-----	7C0006AC	-----	-----	mbar #0	7.3
8461	0000F48	88E70000	-----	-----	-----	lbz r7,#0(r7)	7.5
	0000F4C	-----	89080000	-----	-----	lbz r8,#0(r8)	7.5
8462	0000F50	7C0006AC	-----	-----	-----	mbar #0	7.5
	0000F54	-----	89290000	-----	-----	lbz r9,#0(r9)	7.5
8463	0000F58	894A0000	-----	-----	-----	lbz r10,#0(r10)	7.3
	0000F5C	-----	60215678	-----	-----	ori r1,r1,#5678	7.3
8469	-----	-----	-----	-----	-----	( NOP )	44.8
8470	000002E	-----	-----	-----	-----	( ROW ACTIVATE )	7.6
8474	00010000	-----	-----	-----	-----	( ROW ACTIVATE )	44.8
8475	000B8000	-----	-----	-----	-----	( WRITE )	45.1
8477	000B8000	-----	-----	00005678	-----	write data	15.0
8478	000B8008	-----	-----	-----	-----	write data	7.6
8479	000B8010	-----	-----	-----	-----	write data	7.6
8480	000B8018	-----	-----	-----	-----	write data	7.6
8484	-----	-----	-----	-----	-----	( NOP )	30.0
8485	00002678	-----	-----	-----	-----	( READ )	7.5
8489	00002678	000477C2	1204405D	-----	-----	Read data	30.0
8490	00002680	FF7854D3	EBFEFF1	-----	-----	Read data	7.3
8491	00002688	F7FB4BD	48EFFF8	-----	-----	Read data	7.6
8492	00002690	008026F7	80003850	-----	-----	Read data	7.3
8496	-----	-----	-----	-----	-----	( NOP )	29.8
8497	00000000	-----	-----	-----	-----	( ROW ACTIVATE )	7.5
8503	0000F60	-----	-----	-----	-----	( READ )	90.1
8507	0000F60	3C400017	-----	-----	-----	addis r2,r0,#17	30.0
	0000F64	-----	60210010	-----	-----	ori r1,r1,#10	30.0

Figure 2-3: 85XXDDR\_RW hardware display format

Sample	85XXLB_ALT Address	85XXLB_ALT Data	85XXLB_ALT Mnemonics	Timestamp
1579	FFFFFF04	-----	( GPCM:Address )	2.303,500 us
1585	FFFFFF04	7C70FBA6	mtspr HID0, r3	545.000 ns
1586	FFFFFF08	-----	( GPCM:Address )	2.303,500 us
1592	FFFFFF08	7C0004AC	msync	545.500 ns
1593	FFFFFF09C	-----	( GPCM:Address )	2.303,000 us
1599	FFFFFF09C	3C607FFF	addis r3, r0, #7FFF	545.500 ns
1600	FFFFFF0A0	-----	( GPCM:Address )	2.303,000 us
1606	FFFFFF0A0	6063FFFF	ori r3, r3, #FFFF	545.500 ns
1607	FFFFFF0A4	-----	( GPCM:Address )	2.303,000 us
1613	FFFFFF0A4	7C760BA6	mtspr DECAR, r3	545.500 ns
1614	FFFFFF0A8	-----	( GPCM:Address )	2.303,000 us
1620	FFFFFF0A8	7C0004AC	msync	545.000 ns
1621	FFFFFF0AC	-----	( GPCM:Address )	2.303,500 us
1627	FFFFFF0AC	3C600040	addis r3, r0, #40	545.000 ns
1628	FFFFFF0B0	-----	( GPCM:Address )	2.303,500 us
1634	FFFFFF0B0	7C7453A6	mtspr TCR, r3	545.500 ns
1635	FFFFFF0B4	-----	( GPCM:Address )	2.303,000 us
1641	FFFFFF0B4	7C0004AC	msync	546.000 ns
1642	FFFFFF0B8	-----	( GPCM:Address )	2.303,000 us
1648	FFFFFF0B8	3860001C	addi r3, r0, #1C	545.500 ns
1649	FFFFFF0BC	-----	( GPCM:Address )	2.303,000 us
1655	FFFFFF0BC	7C74FBA6	mtspr MMUCSR0, r3	545.500 ns
1656	FFFFFF0B0	-----	( GPCM:Address )	2.303,000 us
1662	FFFFFF060	7C7183A6	mtspr IVOR33, r3	545.500 ns
1663	FFFFFF064	-----	( GPCM:Address )	2.303,000 us
1669	FFFFFF064	7C7283A6	mtspr IVOR34, r3	545.500 ns
1670	FFFFFF068	-----	( GPCM:Address )	2.303,500 us
1676	FFFFFF068	7C7383A6	mtspr IVOR35, r3	545.000 ns
1677	FFFFFF06C	-----	( GPCM:Address )	2.303,500 us
1683	FFFFFF06C	38600000	addi r3, r0, #0	545.500 ns
1684	FFFFFF070	-----	( GPCM:Address )	2.303,000 us
1690	FFFFFF070	7C700BA6	mtspr PID0, r3	545.500 ns
1691	FFFFFF074	-----	( GPCM:Address )	2.303,000 us
1697	FFFFFF074	4C00012C	isync	545.500 ns
1698	FFFFFF078	-----	( GPCM:Address )	2.302.500 us

Figure 2-4: 85XXLB\_ALT hardware display format

### Software Display Format

In the software display format only the first opcode fetch of executed instruction cycles is displayed (read extensions are used to disassemble the instruction but are not displayed as separate cycles in software mode). Noninstruction bus cycles are not displayed in software mode. Any “special” cycles that are described as showing up in Control Flow or Subroutine display formats are displayed here.

## Acquiring and Viewing Disassembled Data

TLA - [Demo]  
 File Edit View Data System Window Help  
 Status Idle Run  
 C1: 1501 C2: 2779 Delta Time: 14.2285us Lock Delta Time  
 85XXDDR 85XXDDR

Sample	85XXDDR Addr	85XXDDR DataHi	85XXDDR DataLo	85XXDDR Mnemonics	Timestamp
2087	0000D48	60000000	-----	ori r0,r0,#0	7.500 ns
	0000D4C	-----	60000000	ori r0,r0,#0	7.500 ns
2088	0000D50	60000000	-----	ori r0,r0,#0	7.500 ns
	0000D54	-----	60000000	ori r0,r0,#0	7.500 ns
2089	0000D58	60000000	-----	ori r0,r0,#0	7.625 ns
	0000D5C	-----	60000000	ori r0,r0,#0	7.500 ns
2104	0000D60	60000000	-----	ori r0,r0,#0	172.375 ns
	0000D64	-----	60000000	ori r0,r0,#0	7.500 ns
2105	0000D68	60000000	-----	ori r0,r0,#0	7.500 ns
	0000D6C	-----	60000000	ori r0,r0,#0	7.500 ns
2106	0000D70	60000000	-----	ori r0,r0,#0	7.500 ns
	0000D74	-----	60000000	ori r0,r0,#0	7.500 ns
2107	0000D78	60000000	-----	ori r0,r0,#0	7.500 ns
	0000D7C	-----	60000000	ori r0,r0,#0	7.500 ns
2122	0000D80	3FE0FFFF	-----	addis r31,r0,#FFFF	172.625 ns
	0000D84	-----	63FFFFFF	ori r31,r31,#FFFF	7.500 ns
2123	0000D88	7FE903A6	-----	mtspr CTR,r31	7.500 ns
	0000D8C	-----	3FC00000	addis r30,r0,#0	7.500 ns
2124	0000D90	63DE0000	-----	ori r30,r30,#0	7.500 ns
	0000D94	-----	7FCFF120	mtcrf #FF,r30	7.500 ns
2125	0000D98	4000005C	-----	bc 0t,0t,00000DF4	7.500 ns
	0000DF4	-----	3FE00000	addis r31,r0,#0	562.375 ns
2176	0000DF8	63FF0001	-----	ori r31,r31,#1	7.500 ns
2177	0000DFC	-----	7FE903A6	mtspr CTR,r31	7.500 ns
2178	0000E00	60000000	-----	ori r0,r0,#0	7.500 ns
	0000E04	-----	60000000	ori r0,r0,#0	7.500 ns
2179	0000E08	60000000	-----	ori r0,r0,#0	7.500 ns
	0000E0C	-----	60000000	ori r0,r0,#0	7.500 ns
2194	0000E00	3FC00020	-----	addis r30,r0,#20	172.750 ns
	0000E04	-----	63DE0000	ori r30,r30,#0	7.500 ns
2195	0000E08	7FCFF120	-----	mtcrf #FF,r30	7.375 ns
	0000E0C	-----	40020061	bcl 0t,2t,00000E6C	7.500 ns
2196	0000E10	60000000	-----	ori r0,r0,#0	7.500 ns
	0000E14	-----	60000000	ori r0,r0,#0	7.500 ns
2197	0000E18	60000000	-----	ori r0,r0,#0	7.500 ns
	0000E1C	-----	60000000	ori r0,r0,#0	7.500 ns
2212	0000E20	60000000	-----	ori r0,r0,#0	172.500 ns
	0000E24	-----	60000000	ori r0,r0,#0	7.500 ns
2213	0000E28	60000000	-----	ori r0,r0,#0	7.500 ns
	0000E2C	-----	60000000	ori r0,r0,#0	7.500 ns

For Help, press F1 Tektronix

Figure 2-5: 85XXDDR software display format




Figure 2-6: 85XXDDR\_RW software display format




Figure 2-7: 85XXLB\_ALT software display format

**Control Flow Display Format**

In Control Flow display format, only the first opcode fetch of instructions that cause a branch in the addressing is displayed.

- b target address                      ba target address
- bl target address                      bla target address
- sc    rfi

The following MPC85XX microprocessor instructions conditionally affect control flow and are displayed if they are taken.

- bc BO, BI, target address                      bca BO, BI, target address
- bcl BO, BI, target address                      bcla BO, BI, target address
- bclr BO, BI                                      bclrl BO, BI
- bcctr BO, BI                                      bcctrl BO, BI

The following MPC85XX microprocessor instructions are displayed if they cause an exception to happen (resulting in a change in the control flow).

tw            twi  
sc            rfi

Any “special” cycles that are displayed in Subroutine display format are also displayed here.

**Subroutine Display Format**

In Subroutine display format, only the first opcode fetch of subroutine call and return instructions are displayed.

The following MPC85XX microprocessor instructions unconditionally affect subroutine display:

tw            twi            isync

The following MPC85XX microprocessor instructions are displayed if they cause an exception:

sc            rfi

**Marking Cycles**

The disassembler has a Mark Opcode function that allows you to change the interpretation of a cycle type. Use this function to select a cycle and change it.

Marks are placed by using the Mark Opcode button. The Mark Opcode button is always available. When a cycle is marked, the character “>>” is displayed immediately to the left of the Mnemonics column. Cycles can be unmarked by using the “Undo Mark” selection, which removes the character “>>”.

If the sample being marked is an Address or SDRAM command cycle, Mark Opcode selections are replaced by a note indicating that “An Opcode Mark cannot be placed at the selected data sample”.

Table 2-5 lists Mark selections and definitions for 85XXLB and 85XXLB\_ALT and 85XXLB\_ADS support packages.

**Table 2-5: Mark selections and definitions in 85XXLB, 85XXLB\_ALT, and 85XXLB\_ADS**

Mark selection or combination	Definition
Read->Fetch	Fetch cycle is marked as read cycle
Undo Mark	Removes all marks from the current sequence

Table 2-6 lists Mark selections and definitions for 85XXDDR and 85XXDDR\_RW support packages.

**Table 2-6: Mark selections and definitions in 85XXDDR and 85XXDDR\_RW**

Mark selection or combination	Definition
Opcode - Opcode	DataHi or RDDatHi and DataLo or RDDatLo are disassembled
Opcode - Flush	Only DataHi or RDDatHi is disassembled in Big Endian mode and DataLo or RDDatLo is disassembled in Little Endian mode
Flush - Opcode	Only DataHi or RDDatHi is disassembled in Little Endian mode and DataLo or RDDatLo is disassembled in Big Endian mode
Flush - Flush	Instructions not disassembled and labeled as (Flush)
Read -> Fetch	Read is marked as a Fetch and disassembled
Undo Mark	Removes all marks from the current sequence

---

**NOTE.** *DataHi and DataLo corresponds to 85XXDDR support package. RDDatHi and RDDatLo corresponds to 85XXDDR\_RW support package.*

---

## Viewing an Example of Disassembled Data

A demonstration system file (or demonstration reference memory) is provided on your disk for the three support packages 85XXLB\_ALT, 85XXDDR, and 85XXDDR\_RW so you can see an example of how your TMS568 MPC85XX microprocessor bus cycles and instruction mnemonics look when they are disassembled. Viewing the file system is not a requirement for preparing the module for use and you can view it without connecting the logic analyzer to your target system.

Information on basic operations describes how to view the file.





# Reference



# Channel Group Definitions

This section lists the channel group definitions required for disassembly, for the TMS568 MPC85XX microprocessor support product.

## Channel Groups

The software automatically defines channel groups for the support package. Tables 3-1 through 3-3 show the channel groups for the TMS568 MPC85XX microprocessor support product for the 85XXDDR, 85XXDDR\_RW, 85XXLB, 85XXLB\_ALT, and 85XXLB\_ADS support packages.

**Table 3-1: 85XXDDR support package channel groups**

Group name	Display radix
Address	Hexadecimal
BankAddr	Off
DataLo	Hexadecimal
DataHi	Hexadecimal
Mnemonics	Dissassembly generated text
Control	Off
Command	Off
Strobes	Off
ChipSel	Off
CheckBits	Off
WrtMasks	Off
Debug	Off
Misc	Off
UserDefined	Off
DatByte0	Off
DatByte1	Off
DatByte2	Off
DatByte3	Off
DatByte4	Off
DatByte5	Off
DatByte6	Off

**Table 3-1: 85XXDDR support package channel groups (Cont.)**

Group name	Display radix
DatByte7	Off
Timestamp	

**Table 3-2: 85XXDDR\_RW support package channel groups**

Group name	Display radix
Address	Hexadecimal
BankAddr	Off
RdDatLo	Hexadecimal
RdDatHi	Hexadecimal
WrDatLo	Hexadecimal
WrDatHi	Hexadecimal
Mnemonics	Dissassembly generated text
Control	Off
Command	Off
Strobes	Off
ChipSel	Off
CheckBits	Off
WrtMasks	Off
Debug	Off
Misc	Off
UserDefined	Off
RDDatBy0	Off
RDDatBy1	Off
RDDatBy2	Off
RDDatBy3	Off
RDDatBy4	Off
RDDatBy5	Off
RDDatBy6	Off
RDDatBy7	Off
WRDatBy0	Off
WRDatBy1	Off
WRDatBy2	Off
WRDatBy3	Off

**Table 3-2: 85XDDR\_RW support package channel groups (Cont.)**

<b>Group name</b>	<b>Display radix</b>
WRDatBy4	Off
WRDatBy5	Off
WRDatBy6	Off
WRDatBy7	Off
Timestamp	

**Table 3-3: 85XXLB, 85XXLB\_ALT, 85XXLB\_ADS support package channel groups**

<b>Group name</b>	<b>Display radix</b>
Address	Hexadecimal
BurstAddr	Off
Data	Hexadecimal
Mnemonics	Dissassembly generated text
Control	Off
ChipSel	Off
Debug	Off
DataMask	Off
UserDefined	Off
Timestamp	



# Symbol and Channel Assignment Tables

This section lists the symbol tables, channel assignment tables for disassembly and timing for each of the support packages.

## Symbol Tables

The TMS568 MPC85XX microprocessor support product supplies three symbol table files each for the 85XXLB, 85XXLB\_ALT, and 85XXLB\_ADS support packages and two symbol tables each for 85XXDDR and 85XXDDR\_RW support packages.

Tables 3-4 through 3-7 show the definitions for the symbol, bit pattern, and meaning of the group symbols in the control symbol tables.

**Table 3-4: 85XXLB, 85XXLB\_ALT, 85XXLB\_ADS ChipSel group symbol table definitions**

Symbol	ChipSel group value								Description
	LCS0~	LCS1~	LCS2~	LCS3~	LCS4~	LCS5~	LCS6~	LCS7~	
LCS0~	0	1	1	1	1	1	1	1	Chip Select 0
LCS1~	1	0	1	1	1	1	1	1	Chip Select 1
LCS2~	1	1	0	1	1	1	1	1	Chip Select 2
LCS3~	1	1	1	0	1	1	1	1	Chip Select 3
LCS4~	1	1	1	1	0	1	1	1	Chip Select 4
LCS5~	1	1	1	1	1	0	1	1	Chip Select 5
LCS6~	1	1	1	1	1	1	0	1	Chip Select 6
LCS7~	1	1	1	1	1	1	1	0	Chip Select 7

**Table 3-5: 85XXLB, 85XXLB\_ALT, 85XXLB\_ADS Control group symbol table definitions**

Symbol	Control group value				Description
	MDVAL	LSDQM0/LWE0~ LSDQM1/LWE1~ LSDQM2/LWE2~ LSDQM3/LWE3~	LGTA~ LBCTL LSDA10/LGPL0	LALE LSDRAS~/LBOE~ LSDCAS~/LGPL3 LSDWE~/LGPL1	
Address	X	XXXX	XXX	1XXX	Address cycle
SDRAM:Read	X	XXXX	XXX	X101	SDRAM Read cycle
SDRAM:Write	X	XXXX	XXX	X100	SDRAM Write cycle
SDRAM:Act/ GPCM:Read	X	XXXX	XXX	X011	SDRAM Activate/ GPCM Read cycle
SDRAM:Precharge	X	XXXX	XX0	X010	SDRAM Precharge cycle
SDRAM:Precharge- all	X	XXXX	XX1	X010	SDRAM Activate/ GPCM
SDRAM:Auto- Refresh	X	XXXX	XXX	X001	SDRAM Precharge cycle
SDRAM:Mode-Set	X	XXXX	XXX	X000	SDRAM Precharge- all cycle
GPCM:LGTA~	X	XXXX	0XX	XXXX	SDRAM Auto- Refresh cycle
Write	X	XXX0	XXX	X1XX	GPCM Transfer Termination
Write	X	XX0X	XXX	X1XX	GPCM or SDRAM write cycle
Write	X	X0XX	XXX	X1XX	GPCM or SDRAM write cycle
Write	X	0XXX	XXX	X1XX	GPCM or SDRAM write cycle
DataValid	1	XXXX	XXX	XXXX	Local Bus Data Valid



**Table 3-6: 85XXLB, 85XXLB\_ALT, 85XXLB\_ADS, 85XXDDR, and 85XXDDR\_RW Debug group symbol table definitions**

Symbol	Debug group value			
	MDVAL MSRCID0	MSRCID1 MSRCID2	MSRCID3	MSRCID4
PCI	1 0	0 0 0 0		
Reserved	1 0	0 0 0 1		
Reserved	1 0	0 0 1 0		
Reserved	1 0	0 0 1 1		
Local Bus	1 0	0 1 0 0		
Reserved	1 0	0 1 0 1		
Reserved	1 0	0 1 1 0		
Reserved	1 0	0 1 1 1		
Configuration	1 0	1 0 0 0		
Reserved	1 0	1 0 0 1		
Boot Sequence	1 0	1 0 1 0		
Reserved	1 0	1 0 1 1		
Rapid_IO	1 0	1 1 0 0		
Reserved	1 0	1 1 0 1		
Reserved	1 0	1 1 1 0		
Local_Space (DDR)	1 0	1 1 1 1		
INSTR_Fetch	1 1	0 0 0 0		
Data_Fetch	1 1	0 0 0 1		
Reserved	1 1	0 0 1 0		
Reserved	1 1	0 0 1 1		
CPM	1 1	0 1 0 0		
DMA	1 1	0 1 0 1		
Reserved	1 1	0 1 1 0		
SAP	1 1	0 1 1 1		
Ethernet_0	1 1	1 0 0 0		
Ethernet_1	1 1	1 0 0 1		
Ethernet_2	1 1	1 0 1 0		
Reserved	1 1	1 0 1 1		
Rapid_IO_Msg	1 1	1 1 0 0		
Rapid_IO_Doorbell	1 1	1 1 0 1		
Rapid_IO_Port_Write	1 1	1 1 1 0		
InValid Port	1 1	1 1 1 1		

**Table 3- 7: 85XXDDR AND 85XXDDR\_RW Control group symbol table definitions**

Symbol	Control group value					
	RESET~	MDVAL	CS1~	CS0~	MRAS~	MCAS~ MWE~
DESL-IGNORE_COMMAND--DATA?	X	X	1	1	X	X X
NOP-NO OPERATION (S0~)	X	X	X	0	1	1 1
NOP-NO OPERATION (S1~)	X	X	0	X	1	1 1
BST-BURST STOP (S0~)	X	X	X	0	1	1 0
BST-BURST STOP (S1~)	X	X	0	X	1	1 0
READ-COL_ADDR_READ_(S0~)	X	X	X	0	1	0 1
READ-COL_ADDR_READ_(S1~)	X	X	0	X	1	0 1
WRITE-COL_ADDR_WRITE_(S0~)	X	X	X	0	1	0 0
WRITE-COL_ADDR_WRITE_(S1~)	X	X	0	X	1	0 0
ACTV-ROW_ADDRESS_STROBE_(S0~)	X	X	X	0	0	1 1
PRE-PRECHARGE_SELECT_BANK_(S0~)	X	X	X	0	0	1 0
PRE-PRECHARGE_SELECT_BANK_(S1~)	X	X	0	X	0	1 0
PALL-PRECHARGE_(S0~)	X	X	X	0	0	1 0
PALL-PRECHARGE_(S1~)	X	X	0	X	0	1 0
REF-REFRESH_(S0~)	X	X	X	0	0	0 1
REF-REFRESH_(S1~)	X	X	0	X	0	0 1
MRS-MODE_REGISTER_SET_(S0~)	X	X	X	0	0	0 0
MRS-MODE_REG_SET_(S1~)	X	X	0	X	0	0 0

## Channel Assignment Tables

Channel assignments shown in tables 3-8 through 3-66 use the following conventions:

- All signals are required by the support package, unless indicated otherwise.
- Channels are shown starting with the most significant bit, descending to the least significant bit.
- Channel group assignments are for all modules, unless otherwise noted.

## 85XDDR Channel Group Assignments

Tables 3–8 through 3–28 show the channel assignments for the logic analyzer groups for the 85XDDR support package and the microprocessor signal to which each channel connects.

Table 3–8 lists the channel assignments for the Address group and the microprocessor signal to which each channel connects. By default, this channel group is displayed in hexadecimal.

**Table 3-8: Address group assignments for 85XDDR support package**

Bit order	Section:Channel	85XDDR support package channel name
14 (MSB)	C3:2	MA14
13	C3:7	MA13
12	D1:4	MA12
11	D2:1	MA11
10	E2:0	MA10
9	A2:1	MA9
8	A2:4	MA8
7	D2:3	MA7
6	D3:0	MA6
5	D2:6	MA5
4	D3:1	MA4
3	D3:2	MA3
2	A3:3	MA2
1	A3:5	MA1
0 (LSB)	E0:0	MA0

Table 3–9 lists the channel assignments for the BankAddr group and the microprocessor signal to which each channel connects. By default, this channel group is not displayed.

**Table 3-9: BankAddr group assignments for 85XDDR support package**

Bit order	Section:Channel	85XDDR support package channel name
2 (MSB)	E2:7	MBA0
1	E0:3	MBA1
0 (LSB)	D1:7	MBA2

Table 3-10 lists the channel assignments for the DataLo group and the microprocessor signal to which each channel connects. By default, this group is displayed in hexadecimal.

**Table 3-10: DataLo group assignments for 85XDDR support package**

Bit order	Section:Channel	85XDDR support package channel name
31 (MSB)	D0:0	MDQ0
30	D0:1	MDQ1
29	A0:2	MDQ2
28	D0:4	MDQ3
27	A0:0	MDQ4
26	A0:1	MDQ5
25	A0:4	MDQ6
24	A0:3	MDQ7
23	A0:7	MDQ8
22	D0:7	MDQ9
21	A1:1	MDQ10
20	D1:2	MDQ11
19	A1:2	MDQ12
18	A1:6	MDQ13
17	A1:5	MDQ14
16	A1:4	MDQ15
15	D1:1	MDQ16
14	D1:5	MDQ17
13	D2:4	MDQ18
12	D2:5	MDQ19
11	D1:3	MDQ20
10	A2:0	MDQ21
9	A2:2	MDQ22
8	A2:3	MDQ23
7	A2:5	MDQ24
6	D2:7	MDQ25
5	A3:2	MDQ26
4	A3:4	MDQ27
3	A2:6	MDQ28

**Table 3-10: DataLo group assignments for 85XDDR support package (Cont.)**

Bit order	Section:Channel	85XDDR support package channel name
2	A3:0	MDQ29
1	D3:4	MDQ30
0 (LSB)	D3:3	MDQ31

Table 3-11 lists the channel assignments for the DataHi group and the microprocessor signal to which each channel connects. By default, this group is displayed in hexadecimal.

**Table 3-11: DataHi group assignments for 85XDDR support package**

Bit order	Section:Channel	85XDDR support package channel name
31 (MSB)	E2:4	MDQ32
30	E0:5	MDQ33
29	E2:6	MDQ34
28	E3:1	MDQ35
27	E2:3	MDQ36
26	E2:5	MDQ37
25	E0:7	MDQ38
24	E3:0	MDQ39
23	E3:2	MDQ40
22	E3:3	MDQ41
21	E1:3	MDQ42
20	E1:6	MDQ43
19	E3:4	MDQ44
18	E3:6	MDQ45
17	E1:7	MDQ46
16	E1:2	MDQ47
15	E1:5	MDQ48
14	C0:0	MDQ49
13	C0:5	MDQ50
12	C3:4	MDQ51
11	C0:1	MDQ52

**Table 3- 11: DataHi group assignments for 85XXDDR support package (Cont.)**

Bit order	Section:Channel	85XXDDR support package channel name
10	C0:2	MDQ53
9	C3:3	MDQ54
8	C0:3	MDQ55
7	C2:7	MDQ56
6	C3:0	MDQ57
5	C1:1	MDQ58
4	C1:2	MDQ59
3	C1:0	MDQ60
2	C3:1	MDQ61
1	C2:5	MDQ62
0 (LSB)	C2:4	MDQ63

Table 3-12 lists the channel assignments for the Control group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3- 12: Control group assignments for 85XXDDR support package**

Bit order	Section:Channel	85XXDDR support package channel name
6 (MSB)	A0:6	RESET~
5	Qual:0	MDVAL
4	C2:0	MCS1~
3	C2:3	MCS0~
2	C2:2	MRAS~
1	C2:1	MCAS~
0 (LSB)	Qual:3	MWE~

Table 3-13 lists the channel assignments for the command group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-13: Command group assignments for 85XXDDR support packages**

Bit order	Section:Channel	85XXDDR support package channel name
4 (MSB)	C2:0	MCS1~
3	C2:3	MCS0~
2	C2:2	MRAS~
1	C2:1	MCAS~
0 (LSB)	Qual:3	MWE~

Table 3-14 lists the channel assignments for the Strokes group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-14: Strokes group assignments for 85XXDDR support package**

Bit order	Section:Channel	85XXDDR support package channel name
7 (MSB)	D0:2	MDQS0
6	A1:3	MDQS1
5	D2:0	MDQS2
4	A2:7	MDQS3
3	E0:6	MDQS4
2	E3:5	MDQS5
1	C3:5	MDQS6
0 (LSB)	C2:6	MDQS7

Table 3-15 lists the channel assignments for the ChipSel group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-15: ChipSel group assignments for 85XXDDR support package**

Bit order	Section:Channel	85XXDDR support package channel name
3 (MSB)	C2:3	MCS0~
2	C2:0	MCS1~
1	E1:1	MCS2~
0 (LSB)	E1:4	MCS3~

Table 3-16 lists the channel assignments for the CheckBits group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-16: CheckBits group assignments for 85XXDDR support package**

Bit order	Section:Channel	85XXDDR support package channel name
7	D3:6	ECC0
6	A3:7	ECC1
5	E0:2	ECC2
4	E2:1	ECC3
3	D3:5	ECC4
2	A3:6	ECC5
1	E0:4	ECC6
0	E2:2	ECC7

Table 3-17 lists the channel assignments for the WrtMasks group assignments for the 85XXDDR support package. By default, this group is not displayed.

**Table 3-17: WrtMasks group assignments for 85XXDDR support package**

Bit order	Section:Channel	85XXDDR support package channel name
7 (MSB)	D0:3	MDM0
6	A1:7	MDM1



**Table 3-17: WrtMasks group assignments for 85XXDDR support package (Cont.)**

Bit order	Section:Channel	85XXDDR support package channel name
5	D2:2	MDM2
4	A3:1	MDM3
3	E1:0	MDM4
2	E3:7	MDM5
1	C3:6	MDM6
0 (LSB)	C0:7	MDM7

Table 3-18 lists the channel assignments for the Debug group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-18: Debug group assignments for the 85XXDDR support package**

Bit order	Section: Channel	85XXDDR support package channel name
4 (MSB)	A0:5	MSRCID0
3	Clock:2	MSRCID1
2	D1:0	MSRCID2
1	D0:6	MSRCID3
0 (LSB)	D0:5	MSRCID4

Table 3-19 lists the channel assignments for the Misc group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-19: Misc group assignments for 85XXDDR support package**

Bit order	Section: Channel	85XXDDR support package channel name
2 (MSB)	Clock:0	MCK0
1	Clock:1	MCK1
0 (LSB)	Clock:3	MCK2

Table 3-20 lists the channel assignments for the UserDefined group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-20: UserDefined group assignments for the 85XXDDR support package**

Bit order	Section: Channel	85XXDDR support package channel name
12 (MSB)	Qual:2	NC-No signal
11	Qual:1	SCL
10	D1:6	MCKE0
9	A1:0	MCKE1
8	C1:4	SA0
7	C1:6	SA1
6	C1:5	SA2
5	C1:7	SDA
4	C0:6	VDDID
3	C1:3	TRIG_IN
2	C0:4	TRIG_OUT
1	E0:1	DM8
0 (LSB)	D3:7	DQS8

Table 3-21 lists the channel assignments for the DatByte0 group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-21: DatByte0 group assignments for 85XXDDR support package**

Bit order	Section: Channel	85XXDDR support package channel name
8 (MSB)	D0:3	MDM0
7	D0:0	MDQ0
6	D0:1	MDQ1
5	A0:2	MDQ2
4	D0:4	MDQ3
3	A0:0	MDQ4
2	A0:1	MDQ5

**Table 3-21: DatByte0 group assignments for 85XXDDR support package (Cont.)**

Bit order	Section: Channel	85XXDDR support package channel name
1	A0:4	MDQ6
0 (LSB)	A0:3	MDQ7

Table 3-22 lists the channel assignments for the DatByte1 group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-22: DatByte1 group assignments for 85XXDDR support package**

Bit order	Section: Channel	85XXDDR support package channel name
8 (MSB)	A1:7	MDM1
7	A0:7	MDQ8
6	D0:7	MDQ9
5	A1:1	MDQ10
4	D1:2	MDQ11
3	A1:2	MDQ12
2	A1:6	MDQ13
1	A1:5	MDQ14
0 (LSB)	A1:4	MDQ15

Table 3-23 lists the channel assignments for the DatByte2 user defined group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-23: DatByte2 group assignments for 85XXDDR support package**

Bit order	Section: Channel	85XXDDR support package channel name
8 (MSB)	D2:2	MDM2
7	D1:1	MDQ16
6	D1:5	MDQ17
5	D2:4	MDQ18
4	D2:5	MDQ19
3	D1:3	MDQ20

**Table 3-23: DatByte2 group assignments for 85XDDR support package (Cont.)**

Bit order	Section: Channel	85XDDR support package channel name
2	A2:0	MDQ21
1	A2:2	MDQ22
0 (LSB)	A2:3	MDQ23

Table 3-24 lists the channel assignments for the DatByte3 group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-24: DatByte3 group assignments for 85XDDR support package**

Bit order	Section: Channel	85XDDR support package channel name
8	A3:1	MDM3
7	A2:5	MDQ24
6	D2:7	MDQ25
5	A3:2	MDQ26
4	A3:4	MDQ27
3	A2:6	MDQ28
2	A3:0	MDQ29
1	D3:4	MDQ30
0	D3:3	MDQ31

Table 3-25 lists the channel assignments for the DatByte4 group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-25: DatByte4 group assignments for 85XDDR support package**

Bit order	Section: Channel	85XDDR support package channel name
8 (MSB)	E1:0	MDM4
7	E2:4	MDQ32
6	E0:5	MDQ33
5	E2:6	MDQ34
4	E3:1	MDQ35

**Table 3-25: DatByte4 group assignments for 85XXDDR support package (Cont.)**

Bit order	Section: Channel	85XXDDR support package channel name
3	E2:3	MDQ36
2	E2:5	MDQ37
1	E0:7	MDQ38
0 (LSB)	E3:0	MDQ39

Table 3-26 lists the channel assignments for the DatByte5 group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-26: DatByte5 group assignments for 85XXDDR support package**

Bit order	Section: Channel	85XXDDR support package channel name
8 (MSB)	E3:7	MDM5
7	E3:2	MDQ40
6	E3:3	MDQ41
5	E1:3	MDQ42
4	E1:6	MDQ43
3	E3:4	MDQ44
2	E3:6	MDQ45
1	E1:7	MDQ46
0 (LSB)	E1:2	MDQ47

Table 3-27 lists the channel assignments for the DatByte6 group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-27: DatByte6 group assignments for 85XXDDR support package**

Bit order	Section: Channel	85XXDDR support package channel name
8 (MSB)	C3:6	MDM6
7	E1:5	MDQ48
6	C0:0	MDQ49
5	C0:5	MDQ50

**Table 3-27: DatByte6 group assignments for 85XXDDR support package (Cont.)**

Bit order	Section: Channel	85XXDDR support package channel name
4	C3:4	MDQ51
3	C0:1	MDQ52
2	C0:2	MDQ53
1	C3:3	MDQ54
0 (LSB)	C0:3	MDQ55

Table 3-28 lists the channel assignments for the DatByte7 group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-28: DatByte7 group assignments for 85XXDDR support package**

Bit order	Section: Channel	85XXDDR support package channel name
8 (MSB)	C0:7	MDM7
7	C2:7	MDQ56
6	C3:0	MDQ57
5	C1:1	MDQ58
4	C1:2	MDQ59
3	C1:0	MDQ60
2	C3:1	MDQ61
1	C2:5	MDQ62
0 (LSB)	C2:4	MDQ63

### 85XXDDR\_RW Channel Group Assignments

Tables 3-29 through 3-59 list the channel assignments for the logic analyzer groups for the 85XXDDR\_RW support package.

Table 3-29 lists the Address group assignments for the 85XXDDR\_RW support package. By default, this group is displayed in hexadecimal.

**Table 3-29: Address group assignments for 85XXDDR\_RW support package**

Bit order	Section: Channel	85XXDDR_RW support package channel name
14 (MSB)	\$0_C3:2	MA14
13	\$0_C3:7	MA13
12	\$1_E3:4	MA12
11	\$1_C2:1	MA11
10	\$0_E2:0	MA10
9	\$0_A2:1	MA9
8	\$0_A2:4	MA8
7	\$1_C2:3	MA7
6	\$1_C3:0	MA6
5	\$1_C2:6	MA5
4	\$1_C3:1	MA4
3	\$1_C3:2	MA3
2	\$0_A3:3	MA2
1	\$0_A3:5	MA1
0 (LSB)	\$1_A2:0	MA0

Table 3-30 lists the channel assignments for the BankAddr group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-30: BankAddr group assignments for 85XXDDR\_RW support package**

Bit order	Section: Channel	85XXDDR_RW support package channel name
2 (MSB)	\$0_E2:7	MBA0
1	\$1_A2:3	MBA1
0 (LSB)	\$1_E3:7	MBA2

Table 3-31 lists the channel assignments for the RdDatLo group and the microprocessor signal to which each channel connects. By default, this group is displayed in hexadecimal.

**Table 3-31: RdDatLo group assignments for 85XDDR\_RW support package**

Bit order	Section:Channel	85XDDR_RW support package channel name
31 (MSB)	\$1_E2:0	MDQ0
30	\$1_E2:1	MDQ1
29	\$0_A0:2	MDQ2
28	\$1_E2:4	MDQ3
27	\$0_A0:0	MDQ4
26	\$0_A0:1	MDQ5
25	\$0_A0:4	MDQ6
24	\$0_A0:3	MDQ7
23	\$0_A0:7	MDQ8
22	\$1_E2:7	MDQ9
21	\$0_A1:1	MDQ10
20	\$1_E3:2	MDQ11
19	\$0_A1:2	MDQ12
18	\$0_A1:6	MDQ13
17	\$0_A1:5	MDQ14
16	\$0_A1:4	MDQ15
15	\$1_E3:1	MDQ16
14	\$1_E3:5	MDQ17
13	\$1_C2:4	MDQ18
12	\$1_C2:5	MDQ19
11	\$1_E3:3	MDQ20
10	\$0_A2:0	MDQ21
9	\$0_A2:2	MDQ22
8	\$0_A2:3	MDQ23
7	\$0_A2:5	MDQ24
6	\$1_C2:7	MDQ25
5	\$0_A3:2	MDQ26
4	\$0_A3:4	MDQ27



**Table 3-31: RdDatLo group assignments for 85XDDR\_RW support package (Cont.)**

Bit order	Section:Channel	85XDDR_RW support package channel name
3	\$0_A2:6	MDQ28
2	\$0_A3:0	MDQ29
1	\$1_C3:4	MDQ30
0 (LSB)	\$1_C3:3	MDQ31

Table 3-32 lists the channel assignments for the RdDatHi group and the microprocessor signal to which each channel connects. By default, this group is displayed in hexadecimal.

**Table 3-32: RdDatHi group assignments for 85XDDR\_RW support package**

Bit order	Section:Channel	85XDDR_RW support package channel name
31 (MSB)	\$0_E2:4	MDQ32
30	\$1_A2:5	MDQ33
29	\$0_E2:6	MDQ34
28	\$0_E3:1	MDQ35
27	\$0_E2:3	MDQ36
26	\$0_E2:5	MDQ37
25	\$1_A2:7	MDQ38
24	\$0_E3:0	MDQ39
23	\$0_E3:2	MDQ40
22	\$0_E3:3	MDQ41
21	\$1_A3:3	MDQ42
20	\$1_A3:6	MDQ43
19	\$0_E3:4	MDQ44
18	\$0_E3:6	MDQ45
17	\$1_A3:7	MDQ46
16	\$1_A3:2	MDQ47
15	\$1_A3:5	MDQ48
14	\$1_A0:0	MDQ49
13	\$1_A0:5	MDQ50

**Table 3-32: RdDatHi group assignments for 85XXDDR\_RW support package (Cont.)**

Bit order	Section:Channel	85XXDDR_RW support package channel name
12	\$0_C3:4	MDQ51
11	\$1_A0:1	MDQ52
10	\$1_A0:2	MDQ53
9	\$0_C3:3	MDQ54
8	\$1_A0:3	MDQ55
7	\$0_C2:7	MDQ56
6	\$0_C3:0	MDQ57
5	\$1_A1:1	MDQ58
4	\$1_A1:2	MDQ59
3	\$1_A1:0	MDQ60
2	\$0_C3:1	MDQ61
1	\$0_C2:5	MDQ62
0 (LSB)	\$0_C2:4	MDQ63

Table 3-33 lists the channel assignments for the WrDatLo group and the microprocessor signal to which each channel connects. By default, this group is displayed in hexadecimal.

**Table 3-33: WrDatLo group assignments for 85XXDDR\_RW support package**

Bit order	Section:Channel	85XXDDR_RW support package channel name
31 (MSB)	\$1_E0:0	MDQ0_DM
30	\$1_E0:1	MDQ1_DM
29	\$0_D0:2	MDQ2_DM
28	\$1_E0:4	MDQ3_DM
27	\$0_D0:0	MDQ4_DM
26	\$0_D0:1	MDQ5_DM
25	\$0_D0:4	MDQ6_DM
24	\$0_D0:3	MDQ7_DM
23	\$0_D0:7	MDQ8_DM
22	\$1_E0:7	MDQ9_DM

**Table 3-33: WrDatLo group assignments for 85XXDDR\_RW support package (Cont.)**

Bit order	Section:Channel	85XXDDR_RW support package channel name
21	\$0_D1:1	MDQ10_DM
20	\$1_E1:2	MDQ11_DM
19	\$0_D1:2	MDQ12_DM
18	\$0_D1:6	MDQ13_DM
17	\$0_D1:5	MDQ14_DM
16	\$0_D1:4	MDQ15_DM
15	\$1_E1:1	MDQ16_DM
14	\$1_E1:5	MDQ17_DM
13	\$1_C0:4	MDQ18_DM
12	\$1_C0:5	MDQ19_DM
11	\$1_E1:3	MDQ20_DM
10	\$0_D2:0	MDQ21_DM
9	\$0_D2:2	MDQ22_DM
8	\$0_D2:3	MDQ23_DM
7	\$0_D2:5	MDQ24_DM
6	\$1_C0:7	MDQ25_DM
5	\$0_D3:2	MDQ26_DM
4	\$0_D3:4	MDQ27_DM
3	\$0_D2:6	MDQ28_DM
2	\$0_D3:0	MDQ29_DM
1	\$1_C1:4	MDQ30_DM
0 (LSB)	\$1_C1:3	MDQ31_DM

Table 3-34 lists the channel assignments for the WrDatHi group and the microprocessor signal to which each channel connects. By default, this group is displayed in hexadecimal.

**Table 3-34: WrDatHi group assignments for 85XXDDR\_RW support package**

Bit order	Section:Channel	85XXDDR_RW support package channel name
31 (MSB)	\$0_E0:4	MDQ32_DM
30	\$1_D2:5	MDQ33_DM
29	\$0_E0:6	MDQ34_DM
28	\$0_E1:1	MDQ35_DM
27	\$0_E0:3	MDQ36_DM
26	\$0_E0:5	MDQ37_DM
25	\$1_D2:7	MDQ38_DM
24	\$0_E1:0	MDQ39_DM
23	\$0_E1:2	MDQ40_DM
22	\$0_E1:3	MDQ41_DM
21	\$1_D3:3	MDQ42_DM
20	\$1_D3:6	MDQ43_DM
19	\$0_E1:4	MDQ44_DM
18	\$0_E1:6	MDQ45_DM
17	\$1_D3:7	MDQ46_DM
16	\$1_D3:2	MDQ47_DM
15	\$1_D3:5	MDQ48_DM
14	\$1_D0:0	MDQ49_DM
13	\$1_D0:5	MDQ50_DM
12	\$0_C1:4	MDQ51_DM
11	\$1_D0:1	MDQ52_DM
10	\$1_D0:2	MDQ53_DM
9	\$0_C1:3	MDQ54_DM
8	\$1_D0:3	MDQ55_DM
7	\$0_C0:7	MDQ56_DM
6	\$0_C1:0	MDQ57_DM
5	\$1_D1:1	MDQ58_DM
4	\$1_D1:2	MDQ59_DM

**Table 3-34: WrDatHi group assignments for 85XDDR\_RW support package (Cont.)**

Bit order	Section:Channel	85XDDR_RW support package channel name
3	\$1_D1:0	MDQ60_DM
2	\$0_C1:1	MDQ61_DM
1	\$0_C0:5	MDQ62_DM
0 (LSB)	\$0_C0:4	MDQ63_DM

Table 3-35 lists the channel assignments for the Control group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-35: Control group assignments for 85XDDR\_RW support package**

Bit order	Section:Channel	85XDDR_RW support package channel name
6 (MSB)	\$0_A0:6	RESET~
5	\$1_Clock:3	MDVAL
4	\$0_C2:0	MCSI~
3	\$0_C2:3	MCS0~
2	\$0_C2:2	MRAS~
1	\$0_C2:1	MCAS~
0 (LSB)	\$0_Quad:3	MWE~

Table 3-36 lists the channel assignments for the Command group and the microprocessor signal to which each channel connects. By default, this group is displayed in symbols.

**Table 3-36: Command group assignments for 85XDDR\_RW support package**

Bit order	Section: Channel	85XDDR_RW support package channel name
4 (MSB)	\$0_C2:0	MCS1~
3	\$0_C2:3	MCS0~
2	\$0_C2:2	MRAS~

**Table 3-36: Command group assignments for 85XDDR\_RW support package (Cont.)**

Bit order	Section: Channel	85XDDR_RW support package channel name
1	\$0_C2:1	MCAS~
0 (LSB)	\$0_Qual:3	MWE~

Table 3-37 lists the channel assignments for the Strobes group and the microprocessor signal to which each channel connects. By default, this group is displayed in symbols.

**Table 3-37: Strobes group assignments for 85XDDR\_RW support package**

Bit order	Section:Channel	85XDDR_RW support package channel name
7 (MSB)	\$1_E2:2	MDQS0
6	\$0_A1:3	MDQS1
5	\$1_C2:0	MDQS2
4	\$0_A2:7	MDQS3
3	\$1_A2:6	MDQS4
2	\$0_E3:5	MDQS5
1	\$0_C3:5	MDQS6
0 (LSB)	\$0_C2:6	MDQS7

Table 3-38 lists the channel assignments for the ChipSel group and the microprocessor signal to which each channel connects. By default, this group is displayed in symbols.

**Table 3-38: ChipSel assignments for 85XDDR\_RW support package**

Bit order	Section:Channel	85XDDR_RW support package channel name
3 (MSB)	\$0_C2:3	MCS0~
2	\$0_C2:0	MCS1~
1	\$1_A3:1	MCS2~
0 (LSB)	\$1_A3:4	MCS3~

Table 3-39 lists the channel assignments for the CheckBits group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-39: CheckBits group assignments for 85XXDDR\_RW support package**

Bit order	Section:Channel	85XXDDR_RW support package channel name
7 (MSB)	\$1_C3:6	ECC0
6	\$0_A3:7	ECC1
5	\$1_A2:2	ECC2
4	\$0_E2:1	ECC3
3	\$1_C3:5	ECC4
2	\$0_A3:6	ECC5
1	\$1_A2:4	ECC6
0 (LSB)	\$0_E2:2	ECC7

Table 3-40 lists the channel assignments for the WrtMasks group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-40: WrtMasks group assignments for 85XXDDR\_RW support package**

Bit order	Section:Channel	85XXDDR_RW support package channel name
7 (MSB)	\$1_E2:3	MDM0
6	\$0_A1:7	MDM1
5	\$1_C2:2	MDM2
4	\$0_A3:1	MDM3
3	\$1_A3:0	MDM4
2	\$0_E3:7	MDM5
1	\$0_C3:6	MDM6
0 (LSB)	\$1_A0:7	MDM7

Table 3-41 lists the channel assignments for the Debug group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-41: Debug group assignments for 85XDDR\_RW support package**

Bit order	Section:Channel	85XDDR_RW support package channel name
4 (MSB)	\$0_A0:5	MSRCID0
3	\$1_Qual:3	MSRCID1
2	\$1_E3:0	MSRCID2
1	\$1_E2:6	MSRCID3
0 (LSB)	\$1_E2:5	MSRCID4

Table 3-42 lists the channel assignments for the Misc group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-42: Misc group assignments for 85XDDR\_RW support package**

Bit order	Section:Channel	85XDDR_RW support package channel name
2 (MSB)	\$0_Clock:3	MCK2
1	\$0_Clock:1	MCK1
0 (LSB)	\$0_Clock:0	MCK0

Table 3-43 lists the channel assignments for the UserDefined group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-43: UserDefined group assignments for 85XDDR\_RW support package**

Bit order	Section:Channel	85XDDR_RW support package channel name
12 (MSB)	\$1_Clock:0	NC-No signal
11	\$1_Clock:1	SCL
10	\$1_E3:6	MCKE0
9	\$0_A1:0	MCKE1
8	\$1_A1:4	SA0



**Table 3-43: UserDefined group assignments for 85XDDR\_RW support package (Cont.)**

Bit order	Section:Channel	85XDDR_RW support package channel name
7	\$1_A1:6	SA1
6	\$1_A1:5	SA2
5	\$1_A1:7	SDA
4	\$1_A0:6	VDDID
3	\$1_A1:3	TRIG_IN
2	\$1_A0:4	TRIG_OUT
1	\$1_A2:1	NC_DM8
0 (LSB)	\$1_C3:7	NC_DQS8

Table 3-44 lists the channel assignments for the RDDatBy0 group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-44: RDDatBy0 group assignments for 85XDDR\_RW support package**

Bit order	Section:Channel	85XDDR_RW support package channel name
7	\$1_E2:0	MDQ0
6	\$1_E2:1	MDQ1
5	\$0_A0:2	MDQ2
4	\$1_E2:4	MDQ3
3	\$0_A0:0	MDQ4
2	\$0_A0:1	MDQ5
1	\$0_A0:4	MDQ6
0 (LSB)	\$0_A0:3	MDQ7

Table 3-45 lists the channel assignments for the RDDatBy1 group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-45: RDDatBy1 group assignments for 85XDDR\_RW support package**

Bit order	Section:Channel	85XDDR_RW support package channel name
7	\$0_A0:7	MDQ8
6	\$1_E2:7	MDQ9
5	\$0_A1:1	MDQ10
4	\$1_E3:2	MDQ11
3	\$0_A1:2	MDQ12
2	\$0_A1:6	MDQ13
1	\$0_A1:5	MDQ14
0 (LSB)	\$0_A1:4	MDQ15

Table 3-46 lists the channel assignments for the RDDatBy2 group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-46: RDDatBy2 group assignments for 85XDDR\_RW support package**

Bit order	Section:Channel	85XDDR_RW support package channel name
7	\$1_E3:1	MDQ16
6	\$1_E3:5	MDQ17
5	\$1_C2:4	MDQ18
4	\$1_C2:5	MDQ19
3	\$1_E3:3	MDQ20
2	\$0_A2:0	MDQ21
1	\$0_A2:2	MDQ22
0 (LSB)	\$0_A2:3	MDQ23

Table 3-47 lists the channel assignments for the RDDatBy3 group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-47: RDDatBy3 group assignments for 85XXDDR\_RW support package**

Bit order	Section:Channel	85XXDDR_RW support package channel name
7	\$0_A2:5	MDQ24
6	\$1_C2:7	MDQ25
5	\$0_A3:2	MDQ26
4	\$0_A3:4	MDQ27
3	\$0_A2:6	MDQ28
2	\$0_A3:0	MDQ29
1	\$1_C3:4	MDQ30
0 (LSB)	\$1_C3:3	MDQ31

Table 3-48 lists the channel assignments for the RDDatBy4 group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-48: RDDatBy4 group assignments for 85XXDDR\_RW support package**

Bit order	Section:Channel	85XXDDR_RW support package channel name
7	\$0_E2:4	MDQ32
6	\$1_A2:5	MDQ33
5	\$0_E2:6	MDQ34
4	\$0_E3:1	MDQ35
3	\$0_E2:3	MDQ36
2	\$0_E2:5	MDQ37
1	\$1_A2:7	MDQ38
0 (LSB)	\$0_E3:0	MDQ39

Table 3-49 lists the channel assignments for the RDDatBy5 group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-49: RDDatBy5 group assignments for 85XDDR\_RW support package**

Bit order	Section:Channel	85XDDR_RW support package channel name
7	\$0_E3:2	MDQ40
6	\$0_E3:3	MDQ41
5	\$1_A3:3	MDQ42
4	\$1_A3:6	MDQ43
3	\$0_E3:4	MDQ44
2	\$0_E3:6	MDQ45
1	\$1_A3:7	MDQ46
0 (LSB)	\$1_A3:2	MDQ47

Table 3-50 lists the channel assignments for the RDDatBy6 group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-50: RDDatBy6 group assignments for 85XDDR\_RW support package**

Bit order	Section:Channel	85XDDR_RW support package channel name
7	\$1_A3:5	MDQ48
6	\$1_A0:0	MDQ49
5	\$1_A0:5	MDQ50
4	\$0_C3:4	MDQ51
3	\$1_A0:1	MDQ52
2	\$1_A0:2	MDQ53
1	\$0_C3:3	MDQ54
0 (LSB)	\$1_A0:3	MDQ55

Table 3-51 lists the channel assignments for the RDDatBy7 group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-51: RDDatBy7 group assignments for 85XXDDR\_RW support package**

Bit order	Section:Channel	85XXDDR_RW support package channel name
7	\$0_C2:7	MDQ56
6	\$0_C3:0	MDQ57
5	\$1_A1:1	MDQ58
4	\$1_A1:2	MDQ59
3	\$1_A1:0	MDQ60
2	\$0_C3:1	MDQ61
1	\$0_C2:5	MDQ62
0 (LSB)	\$0_C2:4	MDQ63

Table 3-52 lists the channel assignments for the WRDatBy0 group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-52: WRDatBy0 group assignments for 85XXDDR\_RW support package**

Bit order	Section:Channel	85XXDDR_RW support package channel name
8 (MSB)	\$1_E2:3	MDM0
7	\$1_E0:0	MDQ0_DM
6	\$1_E0:1	MDQ1_DM
5	\$0_D0:2	MDQ2_DM
4	\$1_E0:4	MDQ3_DM
3	\$0_D0:0	MDQ4_DM
2	\$0_D0:1	MDQ5_DM
1	\$0_D0:4	MDQ6_DM
0 (LSB)	\$0_D0:3	MDQ7_DM

Table 3-53 lists the channel assignments for the WRDatBy1 group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-53: WRDatBy1 group assignments for 85XXDDR\_RW support package**

Bit order	Section:Channel	85XXDDR_RW support package channel name
8 (MSB)	\$0_A1:7	MDM1
7	\$0_D0:7	MDQ8_DM
6	\$1_E0:7	MDQ9_DM
5	\$0_D1:1	MDQ10_DM
4	\$1_E1:2	MDQ11_DM
3	\$0_D1:2	MDQ12_DM
2	\$0_D1:6	MDQ13_DM
1	\$0_D1:5	MDQ14_DM
0 (LSB)	\$0_D1:4	MDQ15_DM

Table 3-54 lists the channel assignments for the WRDatBy2 group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-54: WRDatBy2 group assignments for 85XXDDR\_RW support package**

Bit order	Section:Channel	85XXDDR_RW support package channel name
8 (MSB)	\$1_C2:2	MDM2
7	\$1_E1:1	MDQ16_DM
6	\$1_E1:5	MDQ17_DM
5	\$1_C0:4	MDQ18_DM
4	\$1_C0:5	MDQ19_DM
3	\$1_E1:3	MDQ20_DM
2	\$0_D2:0	MDQ21_DM
1	\$0_D2:2	MDQ22_DM
0 (LSB)	\$0_D2:3	MDQ23_DM

Table 3-55 lists the channel assignments for the WRDatBy3 group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-55: WRDatBy3 group assignments for 85XDDR\_RW support package**

Bit order	Section:Channel	85XDDR_RW support package channel name
8 (MSB)	\$0_A3:1	MDM3
7	\$0_D2:5	MDQ24_DM
6	\$1_C0:7	MDQ25_DM
5	\$0_D3:2	MDQ26_DM
4	\$0_D3:4	MDQ27_DM
3	\$0_D2:6	MDQ28_DM
2	\$0_D3:0	MDQ29_DM
1	\$1_C1:4	MDQ30_DM
0 (LSB)	\$1_C1:3	MDQ31_DM

Table 3-56 lists the channel assignments for the WRDatBy4 group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-56: WRDatBy4 group assignments for 85XDDR\_RW support package**

Bit order	Section:Channel	85XDDR_RW support package channel name
8 (MSB)	\$1_A3:0	MDM4
7	\$0_E0:4	MDQ32_DM
6	\$1_D2:5	MDQ33_DM
5	\$0_E0:6	MDQ34_DM
4	\$0_E1:1	MDQ35_DM
3	\$0_E0:3	MDQ36_DM
2	\$0_E0:5	MDQ37_DM
1	\$1_D2:7	MDQ38_DM
0 (LSB)	\$0_E1:0	MDQ39_DM

Table 3-57 lists the channel assignments for the WRDatBy5 group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-57: WRDatBy5 group assignments for 85XDDR\_RW support package**

Bit order	Section:Channel	85XDDR_RW support package channel name
8 (MSB)	\$0_E3:7	MDM5
7	\$0_E1:2	MDQ40_DM
6	\$0_E1:3	MDQ41_DM
5	\$1_D3:3	MDQ42_DM
4	\$1_D3:6	MDQ43_DM
3	\$0_E1:4	MDQ44_DM
2	\$0_E1:6	MDQ45_DM
1	\$1_D3:7	MDQ46_DM
0 (LSB)	\$1_D3:2	MDQ47_DM

Table 3-58 lists the channel assignments for the WRDatBy6 group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-58: WRDatBy6 group assignments for 85XDDR\_RW support package**

Bit order	Section:Channel	85XDDR_RW support package channel name
8 (MSB)	\$0_C3:6	MDM6
7	\$1_D3:5	MDQ48_DM
6	\$1_D0:0	MDQ49_DM
5	\$1_D0:5	MDQ50_DM
4	\$0_C1:4	MDQ51_DM
3	\$1_D0:1	MDQ52_DM
2	\$1_D0:2	MDQ53_DM
1	\$0_C1:3	MDQ54_DM
0 (LSB)	\$1_D0:3	MDQ55_DM



Table 3-59 lists the channel assignments for the WRDatBy7 group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-59: WRDatBy7 group assignments for 85XDDR\_RW support package**

Bit order	Section:Channel	85XDDR_RW support package channel name
8 (MSB)	\$1_A0:7	MDM7
7	\$0_C0:7	MDQ56_DM
6	\$0_C1:0	MDQ57_DM
5	\$1_D1:1	MDQ58_DM
4	\$1_D1:2	MDQ59_DM
3	\$1_D1:0	MDQ60_DM
2	\$0_C1:1	MDQ61_DM
1	\$0_C0:5	MDQ62_DM
0 (LSB)	\$0_C0:4	MDQ63_DM

### 85XXLB Support Package Group Assignments

Tables 3-60 through 3-66 show the group assignments for the 85XXLB support package.

Table 3-60 lists the Address and Data group and the microprocessor signal to which each channel connects. By default, these groups are displayed in hexadecimal.

**Table 3-60: Address and Data group assignments for 85XXLB support package**

Bit order	Section:Channel	85XXLB support package channel name
31 (MSB)	A3:7	LAD0
30	A3:6	LAD1
29	A3:5	LAD2
28	A3:4	LAD3
27	A3:3	LAD4
26	A3:2	LAD5
25	A3:1	LAD6
24	A3:0	LAD7
23	A2:7	LAD8

**Table 3-60: Address and Data group assignments for 85XXLB support package (Cont.)**

<b>Bit order</b>	<b>Section:Channel</b>	<b>85XXLB support package channel name</b>
22	A2:6	LAD9
21	A2:5	LAD10
20	A2:4	LAD11
19	A2:3	LAD12
18	A2:2	LAD13
17	A2:1	LAD14
16	A2:0	LAD15
15	A1:7	LAD16
14	A1:6	LAD17
13	A1:5	LAD18
12	A1:4	LAD19
11	A1:3	LAD20
10	A1:2	LAD21
9	A1:1	LAD22
8	A1:0	LAD23
7	A0:7	LAD24
6	A0:6	LAD25
5	A0:5	LAD26
4	A0:4	LAD27
3	A0:3	LAD28
2	A0:2	LAD29
1	A0:1	LAD30
0 (LSB)	A0:0	LAD31

Table 3-61 lists the channel assignments for the BurstAddr group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-61: BurstAddr group assignments for 85XXLB support package**

Bit order	Section:Channel	85XXLB support package channel name
4 (MSB)	D0:4	LA27
3	D0:3	LA28
2	D0:2	LA29
1	D0:1	LA30
0 (LSB)	D0:0	LA31

Table 3-62 lists the channel assignments for the Control group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-62: Control group assignments for 85XXLB support package**

Bit order	Section:Channel	85XXLB support package channel name
7 (MSB)	Clock:2	MDVAL
6	Clock:1	LGTA~/LGPL4/LUPWAIT/ LPBSE
5	Clock:0	LBCTL
4	D1:2	LSDA10/LGPL0
3	C2:3	LALE
2	C2:0	LSDRAS~/LBOE~/LGPL2
1	C2:1	LSDCAS~/LGPL3
0 (LSB)	C2:2	LSDWE~/LGPL1

Table 3-63 lists the channel assignments for the ChipSel group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-63: ChipSel group assignments for 85XXLB support package**

Bit order	Section:Channel	85XXLB support package channel name
7 (MSB)	C3:7	LCS0~
6	C3:6	LCS1~
5	C3:5	LCS2~
4	C3:4	LCS3~
3	C3:3	LCS4~
2	C3:2	LCS5~
1	C3:1	LCS6~
0 (LSB)	C3:0	LCS7~

Table 3-64 lists the channel assignments for the Debug group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-64: Debug group assignments for 85XXLB support packages**

Bit order	Section:Channel	85XXLB support package channel name
4 (MSB)	D1:7	MSRCID0
3	D1:6	MSRCID1
2	D1:5	MSRCID2
1	D1:4	MSRCID3
0 (LSB)	D1:3	MSRCID4

Table 3-65 lists the channel assignments for the DataMask group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-65: DataMask group assignments for 85XXLB support package**

Bit order	Section:Channel	85XXLB support package channel name
3 (MSB)	C2:7	LSDDQM0/LWE0~/LBS0~
2	C2:6	LSDDQM1/LWE1~/LBS1~
1	C2:5	LSDDQM2/LWE2~/LBS2~
0 (LSB)	C2:4	LSDDQM3/LWE3~/LBS3~

Table 3-66 lists the channel assignments for the UserDefined group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-66: UserDefined group assignments for 85XXLB support package**

Bit order	Section:Channel	85XXLB support package channel name
4 (MSB)	D1:1	LGPL5
3	D0:5	LDP0/LCKE
2	D1:0	LDP1/TRIG_IN
1	D0:7	LDP2/TRIG_OUT
0 (LSB)	D0:6	LDP3

### 85XXLB\_ALT Support Package Group Assignments

Tables 3-67 through 3-74 list the group assignments for the 85XXLB\_ADS support package.

Table 3-67 lists the channel assignments for the Address group and the microprocessor signal to which each channel connects. By default, this group is displayed in hexadecimal.

**Table 3-67: Address group assignments for 85XXLB\_ALT support package**

Bit order	Section:Channel	85XXLB_ALT support package channel name
31 (MSB)	A3:7	LA_D0
30	A3:6	LA_D1
29	A3:5	LA_D2

**Table 3-67: Address group assignments for 85XXLB\_ALT support package (Cont.)**

Bit order	Section:Channel	85XXLB_ALT support package channel name
28	A3:4	LA_D3
27	A3:3	LA_D4
26	A3:2	LA_D5
25	A3:1	LA_D6
24	A3:0	LA_D7
23	A2:7	LA_D8
22	A2:6	LA_D9
21	A2:5	LA_D10
20	A2:4	LA_D11
19	A2:3	LA_D12
18	A2:2	LA_D13
17	A2:1	LA_D14
16	A2:0	LA_D15
15	A1:7	LA_D16
14	A1:6	LA_D17
13	A1:5	LA_D18
12	A1:4	LA_D19
11	A1:3	LA_D20
10	A1:2	LA_D21
9	A1:1	LA_D22
8	A1:0	LA_D23
7	A0:7	LA_D24
6	A0:6	LA_D25
5	A0:5	LA_D26
4	A0:4	LA_D27
3	A0:3	LA_D28
2	A0:2	LA_D29
1	A0:1	LA_D30
0 (LSB)	A0:0	LA_D31

Table 3-68 lists the channel assignments for the Data group and the microprocessor signal to which each channel connects. By default, this group is displayed in hexadecimal.

**Table 3-68: Data group assignments for 85XXLB\_ALT support package**

<b>Bit order</b>	<b>Section:Channel</b>	<b>85XXLB_ALT support package channel name</b>
31 (MSB)	D3:7	LAD0
30	D3:6	LAD1
29	D3:5	LAD2
28	D3:4	LAD3
27	D3:3	LAD4
26	D3:2	LAD5
25	D3:1	LAD6
24	D3:0	LAD7
23	D2:7	LAD8
22	D2:6	LAD9
21	D2:5	LAD10
20	D2:4	LAD11
19	D2:3	LAD12
18	D2:2	LAD13
17	D2:1	LAD14
16	D2:0	LAD15
15	D1:7	LAD16
14	D1:6	LAD17
13	D1:5	LAD18
12	D1:4	LAD19
11	D1:3	LAD20
10	D1:2	LAD21
9	D1:1	LAD22
8	D1:0	LAD23
7	D0:7	LAD24
6	D0:6	LAD25
5	D0:5	LAD26
4	D0:4	LAD27
3	D0:3	LAD28
2	D0:2	LAD29
1	D0:1	LAD30
0 (LSB)	D0:0	LAD31

Table 3-69 lists the channel assignments for the BurstAddr group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-69: BurstAddr group assignments for 85XXLB\_ALT support package**

Bit order	Section:Channel	85XXLB_ALT support package channel name
4 (MSB)	C3: 2	LA27
3	C3: 1	LA28
2	C3: 0	LA29
1	C2: 7	LA30
0 (LSB)	C2: 6	LA31

Table 3-70 lists the channel assignments for the Control group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-70: Control group assignments for 85XXLB\_ALT support package**

Bit order	Section:Channel	85XXLB_ALT support package channel name
11 (MSB)	Qual1	MDVAL
10	C3: 3	LSDDQM0/LWE0~
9	C3: 4	LSDDQM1/LWE1~
8	C3: 5	LSDDQM2/LWE2~
7	C3: 6	LSDDQM3/LWE3~
6	C2: 4	LGTA~
5	C3: 7	LBCTL
4	C2: 0	LSDA10/LGPL0
3	Clk1	LALE
2	C2: 2	LSDRAS~/LBOE~
1	C2: 3	LSDCAS~/LGPL3
0 (LSB)	C2: 1	LSDWE~/LGPL1



Table 3-71 lists the channel assignments for the ChipSel group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-71: ChipSel group assignments for 85XXLB\_ALT support package**

Bit order	Section:Channel	85XXLB_ALT support package channel name
7 (MSB)	C0: 0	LCS0~
6	C0: 1	LCS1~
5	C0: 2	LCS2~
4	C0: 3	LCS3~
3	C0: 4	LCS4~
2	C0: 5	LCS5~
1	C0: 6	LCS6~
0 (LSB)	C0: 7	LCS7~

Table 3-72 lists the channel assignments for the Debug group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-72: Debug group assignments for 85XXLB\_ALT support package**

Bit order	Section:Channel	85XXLB_ALT support package channel name
4 (MSB)	C1: 3	MSRCID0
3	C1: 4	MSRCID1
2	C1: 5	MSRCID2
1	C1: 6	MSRCID3
0 (LSB)	C1: 7	MSRCID4

Table 3-73 lists the channel assignments for the DataMask group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-73: DataMask group assignments for 85XXLB\_ALT support package**

Bit order	Section:Channel	85XXLB_ALT support package channel name
3 (MSB)	C3: 3	LSDDQM0 /LWE0~
2	C3: 4	LSDDQM1 /LWE1~
1	C3: 5	LSDDQM2 /LWE2~
0 (LSB)	C3: 6	LSDDQM3 /LWE3~

Table 3-74 lists the channel assignments for the UserDefined group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-74: UserDefined group assignments for 85XXLB\_ALT support package**

Bit order	Section:Channel	85XXLB_ALT support package channel name
2 (MSB)	C2: 5	LGPL5
1	C1: 0	LDP0/LCKE
0 (LSB)	C1: 1	LDP2/TRIG_OUT

**85XXLB\_ADS Support Package Group Assignments**

Tables 3-75 through 3-81 list the group assignments for the 85XXLB\_ADS support package.

Table 3-75 lists the channel assignments for the Address and Data groups and the microprocessor signal to which each channel connects. By default, these groups are displayed in hexadecimal.

**Table 3-75: Address and Data group assignments for 85XXLB\_ADS support package**

Bit order	Section:Channel	85XXLB_ADS support package channel name
31 (MSB)	A3:7	LAD0
30	A3:6	LAD1
29	A3:5	LAD2

**Table 3-75: Address and Data group assignments for 85XXLB\_ADS support package (Cont.)**

Bit order	Section:Channel	85XXLB_ADS support package channel name
28	A3:4	LAD3
27	A3:3	LAD4
26	A3:2	LAD5
25	A3:1	LAD6
24	A3:0	LAD7
23	A2:7	LAD8
22	A2:6	LAD9
21	A2:5	LAD10
20	A2:4	LAD11
19	A2:3	LAD12
18	A2:2	LAD13
17	A2:1	LAD14
16	A2:0	LAD15
15	A1:7	LAD16
14	A1:6	LAD17
13	A1:5	LAD18
12	A1:4	LAD19
11	A1:3	LAD20
10	A1:2	LAD21
9	A1:1	LAD22
8	A1:0	LAD23
7	A0:7	LAD24
6	A0:6	LAD25
5	A0:5	LAD26
4	A0:4	LAD27
3	A0:3	LAD28
2	A0:2	LAD29
1	A0:1	LAD30
0 (LSB)	A0:0	LAD31

Table 3-76 lists the channel assignments for the BurstAddr group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-76: BurstAddr group assignments for 85XXLB\_ADS support package**

Bit order	Section:Channel	85XXLB_ADS support package channel name
4 (MSB)	C3: 2	LA27
3	C3: 1	LA28
2	C3: 0	LA29
1	C2: 7	LA30
0 (LSB)	C2: 6	LA31

Table 3-77 lists the channel assignments for the Control group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-77: Control group assignments for 85XXLB\_ADS support package**

Bit order	Section:Channel	85XXLB_ADS support package channel name
11 (MSB)	Clk2	MDVAL
10	C3: 3	LSDDQM0/LWE0~
9	C3: 4	LSDDQM1/LWE1~
8	C3: 5	LSDDQM2/LWE2~
7	C3: 6	LSDDQM3/LWE3~
6	C2: 4	LGTA~
5	C3: 7	LBCTL
4	C2: 0	LSDA10/LGPL0
3	Clk1	LALE
2	C2: 2	LSDRAS~/LBOE~
1	C2: 3	LSDCAS~/LGPL3
0 (LSB)	C2: 1	LSDWE~/LGPL1

Table 3-78 lists the channel assignments for the ChipSel group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-78: ChipSel group assignments for 85XXLB\_ADS support package**

Bit order	Section:Channel	85XXLB_ADS support package channel name
7 (MSB)	D0: 0	LCS0~
6	D0: 1	LCS1~
5	D0: 2	LCS2~
4	D0: 3	LCS3~
3	D0: 4	LCS4~
2	D0: 5	LCS5~
1	D0: 6	LCS6~
0 (LSB)	D0: 7	LCS7~

Table 3-79 lists the channel assignments for the Debug group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-79: Debug group assignments for 85XXLB\_ADS support package**

Bit order	Section:Channel	85XXLB_ADS support package channel name
4 (MSB)	D1: 3	MSRCID0
3	D1: 4	MSRCID1
2	D1: 5	MSRCID2
1	D1: 6	MSRCID3
0 (LSB)	D1: 7	MSRCID4

Table 3-80 lists the channel assignments for the DataMask group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-80: DataMask group assignments for 85XXLB\_ADS support package**

Bit order	Section:Channel	85XXLB_ADS support package channel name
3 (MSB)	C3: 3	LSDDQM0 /LWE0~
2	C3: 4	LSDDQM1 /LWE1~
1	C3: 5	LSDDQM2 /LWE2~
0 (LSB)	C3: 6	LSDDQM3 /LWE3~

Table 3-81 lists the channel assignments for the UserDefined group and the microprocessor signal to which each channel connects. By default, this group is not displayed.

**Table 3-81: UserDefined group assignments for 85XXLB\_ADS support package**

Bit order	Section:Channel	85XXLB_ADS support package channel name
2 (MSB)	C2: 5	LGPL5
1	D1: 0	LDP0/LCKE
0 (LSB)	D1: 1	LDP2/TRIG_OUT

### Clock and Qualifier Channel Assignments

Tables 3-82 through 3-86 list the channel assignments for the Clock and Qualifier probes for the MPC85XX interface, and the bus signal to which each channel connects.

**Table 3-82: Clock and Qualifier channel assignments for 85XDDR support package**

Logic analyzer channel	85XDDR support package channel name
Clk3	MCK2
Clk1	MCK1
Clk0	MCK0
Qual3	MWE~
C2:3	MCS0~
C2:2	MRAS~
C2:1	MCAS~
C2:0	MCS1~

**Table 3-83: Clock and Qualifier channel assignments for 85XDDR\_RW support package**

Logic analyzer channel	85XDDR_RW support package channel name
\$0_Clk3	MCK2
\$0_Clk1	MCK1
\$0_Clk0	MCK0
\$0_Qual3	MWE~

**Table 3-83: Clock and Qualifier channel assignments for 85XDDR\_RW support package (Cont.)**

Logic analyzer channel	85XDDR_RW support package channel name
\$0_C2:3	MCS0~
\$0_C2:2	MRAS~
\$0_C2:1	MCAS~
\$0_C2:0	MCS1~

**Table 3-84: Clock and Qualifier channel assignments for 85XLB support package**

Logic analyzer channel	85XLB support package channel name
Clk3	LCLK0
Clk2	MDVAL
Clk1	LGTA~
C2:3	LALE
C2:2	LSDWE~/ LGPL1
C2:1	LSDCAS~/ LGPL3
C2:0	LSDRAS~/ LBOE~

**Table 3-85: Clock and Qualifier channel assignments for 85XLB\_ALT support package**

Logic analyzer channel	85XLB_ALT support package channel name
Clk0	LCLK0
Clk1	LALE
C2:3	LSDCAS~/ LGPL3
C2:2	LSDRAS~/ LBOE~
C2:1	LSDWE~/ LGPL1
C2:0	MDVAL

**Table 3-86: Clock and Qualifier channel assignments for 85XXLB\_ADS support package**

Logic analyzer channel	85XXLB_ADS support package channel name
Clk2	MDVAL
Clk1	LALE
Clk0	LCLK0
C2:3	LSDCAS~/ LGPL3
C2:2	LSDRAS~/ LBOE~
C2:1	LSDWE~/ LGPL1

**Signals Required for Clocking and Disassembly**

All signals other than those present in the group “UserDefined” are required for clocking and disassembly in all the five support packages 85XXDDR, 85XXDDR\_RW, 85XXLB, 85XXLB\_ALT, and 85XXLB\_ADS.

**Signals Not Required for Clocking and Disassembly**

All signals present in the group “UserDefined” are not required for clocking and disassembly in all the five support packages 85XXDDR, 85XXDDR\_RW, and 85XXLB, 85XXLB\_ALT, and 85XXLB\_ADS.




## Signal Source To Probe Connections

For design purposes, you may need to make connections between the Signal Source and the P6434 or the P6860 Logic Analyzer Probe. Refer to the *P6810, P6860, and P6880 Logic Analyzer Probes Instruction* manual, Tektronix part number 071-1059-XX and *P6434 Mass Termination Probe manual*, Tektronix part number 070-9793-XX, for more information on mechanical specifications. Tables 3-90 through 3-106 show the Signal Source to probe pin connections.

The recommended pin assignment is the AMP pin assignment for the 85XXLB support packages. See Table 3-87.

**Table 3-87: Recommended pin assignments for a P6434 Mictor connector (component side)**

Type of pin assignment	Comments
<p style="text-align: center;"><b>Recommended</b></p>  <p style="text-align: center;"><b>AMP Pin Assignment</b></p>	<p>Recommended. You should use this pin assignment as it is the industry standard.</p>




Figure 3-1: P6860 probe land footprint for MA-A0/A1 and MA-A2/A3




Figure 3-2: P6860 probe land footprint for MA-E2/E3 and SL-A0/A1




Figure 3-3: P6860 probe land footprint for SL-A0/A1 and SL-A2/A3




Figure 3-4: P6860 probe land footprint for SL-C2/C3 and SL-E2/E3

Table 3-88 lists the footprint to logic analyzer mapping for DDR support.

**Table 3-88: Footprint to logic analyzer mapping for the 85XXDDR support package**

Footprint name	Logic analyzer channel	Remarks
MA-A2/A3	A2/A3	Probe 1
SL-C2/C3	D2/D3	
MA-A0/A1	A0/A1	Probe 2
SL-E2/E3	D0/D1	
MA-C2/C3	C2/C3	Probe 3
SL-A0/A1	C0/C1	
MA-E2/E3	E2/E3	Probe 4
SL-A2/A3	E0/E1	

Table 3-89 lists the footprint to logic analyzer mapping for DDR support.

**Table 3-89: Footprint to logic analyzer mapping for the 85XXDDR\_RW support package**

Footprint name	Logic analyzer channel	Remarks
MA-A2/A3	Master A2/A3	Probe 1
SL-C2/C3	Slave C2/C3	Probe 2
MA-A0/A1	Master A0/A1	Probe 3
SL-E2/E3	Slave E2/E3	Probe 4
MA-C2/C3	Master C2/C3	Probe 5
SL-A0/A1	Slave A0/A1	Probe 6
MA-E2/E3	Master E2/E3	Probe 7
SL-A2/A3	Slave A2/A3	Probe 8

P6860 Probe assignment footprint for 85XXLB support




Figure 3-5: P6860 Probe land footprint for ELB- A2/A3 and ELB- A0/A1




Figure 3-6: P6860 Probe land footprint for ELB- D2/D3 and ELB- D0/D1




Figure 3-7: P6860 Probe land footprint for ELB- C2/C3 and ELB- C0/C1

**Connections for the 85XXDDR Support Package**

Tables 3-90 through 3-97 list the pin connections for the 85XXDDR support package.

Table 3-90 lists the MA-A2/A3 probe connections for the 85XXDDR support package.

Table 3-90: MA- A2/A3 probe connections for 85XXDDR support package

Logic analyzer channel	85XXDDR support package signal name	Pad number
CLK0-	MCK0~	A15
CLK0+	MCK0	A13
A3:7	ECC1	B12
A3:6	ECC5	B10
A3:5	MA1	A12
A3:4	MDQ27	A10
A3:3	MA2	B9
A3:2	MDQ26	B7
A3:1	MDM3	A9
A3:0	MDQ29	A7
A2:7	MDQS3	B6

**Table 3-90: MA- A2/A3 probe connections for 85XXDDR support package (Cont.)**

Logic analyzer channel	85XXDDR support package signal name	Pad number
A2:6	MDQ28	B4
A2:5	MDQ24	A6
A2:4	MA8	A4
A2:3	MDQ23	B3
A2:2	MDQ22	B1
A2:1	MA9	A3
A2:0	MDQ21	A1

Table 3-91 lists the MA-A0/A1 probe connections for the 85XXDDR support package.

**Table 3-91: MA- A0/A1 probe connections for 85XXDDR support package**

Logic analyzer channel	85XXDDR support package signal name	Pad number
CLK1-	MCK1~	A15
CLK+	MCK1	A13
A1:7	MDM1	B12
A1:6	MDQ13	B10
A1:5	MDQ14	A12
A1:4	MDQ15	A10
A1:3	MDQS1	B9
A1:2	MDQ12	B7
A1:1	MDQ10	A9
A1:0	MCKE1	A7
A0:7	MDQ8	B6
A0:6	RESET~	B4
A0:5	MSRCID0	A6
A0:4	MDQ6	A4
A0:3	MDQ7	B3
A0:2	MDQ2	B1
A0:1	MDQ5	A3
A0:0	MDQ4	A1

Table 3-92 MA-C2/C3 probe connections for the 85XXDDR support package.

**Table 3-92: MA- C2/C3 probe connections for the 85XXDDR support package**

Logic analyzer channel	85XXDDR support package signal name	Pad number
CLK3-	MCK2~	A15
CLK3+	MCK2	A13
C3:7	MA13	B12
C3:6	MDM6	B10
C3:5	MDQS6	A12
C3:4	MDQ51	A10
C3:3	MDQ54	B9
C3:2	MA14	B7
C3:1	MDQ61	A9
C3:0	MDQ57	A7
C2:7	MDQ56	B6
C2:6	MDQS7	B4
C2:5	MDQ62	A6
C2:4	MDQ63	A4
C2:3	MCS0~	B3
C2:2	MRAS~	B1
C2:1	MCAS~	A3
C2:0	MCS1~	A1

**NOTE.** The signal “MA14” is present only in MPC8560. This is an NC in MPC 8540.

Table 3-93 lists the MA-E2/E3 probe connections for 85XXDDR support package.

**Table 3-93: MA- E2/E3 probe connections for 85XXDDR support package**

Logic analyzer channel	85XXDDR support package signal name	Pad number
Q3-	GND	A15
Q3+	MWE~	A13
E3:7	MDM5	B12



**Table 3-93: MA- E2/E3 probe connections for 85XXDDR support package (Cont.)**

Logic analyzer channel	85XXDDR support package signal name	Pad number
E3:6	MDQ45	B10
E3:5	MDQS5	A12
E3:4	MDQ44	A10
E3:3	MDQ41	B9
E3:2	MDQ40	B7
E3:1	MDQ35	A9
E3:0	MDQ39	A7
E2:7	MBA0	B6
E2:6	MDQ34	B4
E2:5	MDQ37	A6
E2:4	MDQ32	A4
E2:3	MDQ36	B3
E2:2	ECC7	B1
E2:1	ECC3	A3
E2:0	MA10	A1

Table 3-94 lists SL-A2/A3 probe connections for 85XXDDR support package.

**Table 3-94: SL- A2/A3 probe connections for 85XXDDR support package**

Logic analyzer channel	85XXDDR support package signal name	Pad number
Q2-	No Connection	A15
Q2+	No Connection	A13
E1:7	MDQ46	B12
E1:6	MDQ43	B10
E1:5	MDQ48	A12
E1:4	MCS3~	A10
E1:3	MDQ42	B9
E1:2	MDQ47	B7
E1:1	MCS2~	A9
E1:0	MDM4	A7
E0:7	MDQ38	B6
E0:6	MDQS4	B4

**Table 3-94: SL- A2/A3 probe connections for 85XXDDR support package (Cont.)**

Logic analyzer channel	85XXDDR support package signal name	Pad number
E0:5	MDQ33	A6
E0:4	ECC6	A4
E0:3	MBA1	B3
E0:2	ECC2	B1
E0:1	DM8	A3
E0:0	MA0	A1

Table 3-95 lists probe connections for 85XXDDR support package.

**Table 3-95: SL- A0/A1 probe connections for 85XXDDR support package**

Logic analyzer channel	85XXDDR support package signal name	Pad number
Q1-	GND	A15
Q1+	SCL	A13
C1:7	SDA	B12
C1:6	SA1	B10
C1:5	SA2	A12
C1:4	SA0	A10
C1:3	TRIG_IN	B9
C1:2	MDQ59	B7
C1:1	MDQ58	A9
C1:0	MDQ60	A7
C0:7	MDM7	B6
C0:6	VDDID	B4
C0:5	MDQ50	A6
C0:4	TRIG_OUT	A4
C0:3	MDQ55	B3
C0:2	MDQ53	B1
C0:1	MDQ52	A3
C0:0	MDQ49	A1

Table 3-96 lists the SL-C2/C3 probe connections for 85XXDDR support package.

**Table 3-96: SL- C2/C3 probe connections for 85XXDDR support package**

Logic analyzer channel	85XXDDR support package signal name	Pad number
Q0-	GND	A15
Q0+	MDVAL	A13
D3:7	DQS8	B12
D3:6	ECC0	B10
D3:5	ECC4	A12
D3:4	MDQ30	A10
D3:3	MDQ31	B9
D3:2	MA3	B7
D3:1	MA4	A9
D3:0	MA6	A7
D2:7	MDQ25	B6
D2:6	MA5	B4
D2:5	MDQ19	A6
D2:4	MDQ18	A4
D2:3	MA7	B3
D2:2	MDM2	B1
D2:1	MA11	A3
D2:0	MDQS2	A1

Table 3-97 lists SL-E2/E3 probe connections for 85XXDDR support package.

**Table 3-97: SL- E2/E3 probe connections for 85XXDDR support package**

Logic analyzer channel	85XXDDR support package signal name	Pad number
CLK2-	GND	A15
CLK2+	MSRCID1	A13
D1:7	MBA2	B12
D1:6	MCKE0	B10
D1:5	MDQ17	A12
D1:4	MA12	A10
D1:3	MDQ20	B9

**Table 3-97: SL- E2/E3 probe connections for 85XXDDR support package (Cont.)**

<b>Logic analyzer channel</b>	<b>85XXDDR support package signal name</b>	<b>Pad number</b>
D1:2	MDQ11	B7
D1:1	MDQ16	A9
D1:0	MSRCID2	A7
D0:7	MDQ9	B6
D0:6	MSRCID3	B4
D0:5	MSRCID4	A6
D0:4	MDQ3	A4
D0:3	MDM0	B3
D0:2	MDQS0	B1
D0:1	MDQ1	A3
D0:0	MDQ0	A1

### Connections for the 85XXDDR\_RW Support Package

Tables 3-98 through 3-105 list the pin connections for the 85XXDDR\_RW support package.

Table 3-98 lists MA-A2/A3 probe connections for the 85XXDDR\_RW support package.

**Table 3-98: MA- A2/A3 probe connections for 85XXDDR\_RW support package**

Logic analyzer channel	85XXDDR_RW support package signal name	Pad number
\$0_CLK0-	MCK0~	A15
\$0_CLK0+	MCK0	A13
\$0_A3:7	ECC1	B12
\$0_A3:6	ECC5	B10
\$0_A3:5	MA1	A12
\$0_A3:4	MDQ27	A10
\$0_A3:3	MA2	B9
\$0_A3:2	MDQ26	B7
\$0_A3:1	MDM3	A9
\$0_A3:0	MDQ29	A7
\$0_A2:7	MDQS3	B6
\$0_A2:6	MDQ28	B4
\$0_A2:5	MDQ24	A6
\$0_A2:4	MA8	A4
\$0_A2:3	MDQ23	B3
\$0_A2:2	MDQ22	B1
\$0_A2:1	MA9	A3
\$0_A2:0	MDQ21	A1

Table 3-99 lists MA-A0/A1 probe connections for 85XXDDR\_RW support package.

**Table 3-99: MA- A0/A1 probe connections for 85XXDDR\_RW support package**

Logic analyzer channel	85XXDDR_RW support package signal name	Pad number
\$0_CLK1-	MCK1~	A15
\$0_CLK+	MCK1	A13

**Table 3-99: MA- A0/A1 probe connections for 85XXDDR\_RW support package (Cont.)**

Logic analyzer channel	85XXDDR_RW support package signal name	Pad number
\$0_A1:7	MDM1	B12
\$0_A1:6	MDQ13	B10
\$0_A1:5	MDQ14	A12
\$0_A1:4	MDQ15	A10
\$0_A1:3	MDQS1	B9
\$0_A1:2	MDQ12	B7
\$0_A1:1	MDQ10	A9
\$0_A1:0	MCKE1	A7
\$0_A0:7	MDQ8	B6
\$0_A0:6	RESET~	B4
\$0_A0:5	MSRCID0	A6
\$0_A0:4	MDQ6	A4
\$0_A0:3	MDQ7	B3
\$0_A0:2	MDQ2	B1
\$0_A0:1	MDQ5	A3
\$0_A0:0	MDQ4	A1

Table 3-100 lists MA-C2/C3 probe connections for 85XXDDR\_RW support package.

**Table 3-100: MA- C2/C3 probe connections for 85XXDDR\_RW support package**

Logic analyzer channel	85XXDDR_RW support package signal name	Pad number
\$0_CLK3-	MCK2~	A15
\$0_CLK3+	MCK2	A13
\$0_C3:7	MA13	B12
\$0_C3:6	MDM6	B10
\$0_C3:5	MDQS6	A12
\$0_C3:4	MDQ51	A10
\$0_C3:3	MDQ54	B9
\$0_C3:2	MA14	B7
\$0_C3:1	MDQ61	A9

**Table 3-100: MA-C2/C3 probe connections for 85XXDDR\_RW support package (Cont.)**

Logic analyzer channel	85XXDDR_RW support package signal name	Pad number
\$0_C3:0	MDQ57	A7
\$0_C2:7	MDQ56	B6
\$0_C2:6	MDQS7	B4
\$0_C2:5	MDQ62	A6
\$0_C2:4	MDQ63	A4
\$0_C2:3	MCS0~	B3
\$0_C2:2	MRAS~	B1
\$0_C2:1	MCAS~	A3
\$0_C2:0	MCS1~	A1

**NOTE.** The signal “MA14” is present only in MPC8560. This is an NC in MPC8540.

Table 3-101 lists MA-E2/E3 probe connections for 85XXDDR\_RW support package.

**Table 3-101: MA-E2/E3 probe connections for 85XXDDR\_RW support package**

Logic analyzer channel	85XXDDR_RW support package signal name	Pad number
\$0_Q3-	GND	A15
\$0_Q3+	MWE~	A13
\$0_E3:7	MDM5	B12
\$0_E3:6	MDQ45	B10
\$0_E3:5	MDQS5	A12
\$0_E3:4	MDQ44	A10
\$0_E3:3	MDQ41	B9
\$0_E3:2	MDQ40	B7
\$0_E3:1	MDQ35	A9
\$0_E3:0	MDQ39	A7
\$0_E2:7	MBA0	B6
\$0_E2:6	MDQ34	B4
\$0_E2:5	MDQ37	A6

**Table 3- 101: MA- E2/E3 probe connections for 85XXDDR\_RW support package (Cont.)**

Logic analyzer channel	85XXDDR_RW support package signal name	Pad number
\$0_E2:4	MDQ32	A4
\$0_E2:3	MDQ36	B3
\$0_E2:2	ECC7	B1
\$0_E2:1	ECC3	A3
\$0_E2:0	MA10	A1

Table 3-102 lists SL-A2./A3 probe connections for 85XXDDR\_RW support package.

**Table 3- 102: SL- A2/A3 probe connections for 85XXDDR\_RW support package**

Logic analyzer channel	85XXDDR_RW support package signal name	Pad number
\$1_CLK0-	No Connection	A15
\$1_CLK0+	No Connection	A13
\$1_A3:7	MDQ46	B12
\$1_A3:6	MDQ43	B10
\$1_A3:5	MDQ48	A12
\$1_A3:4	MCS3~	A10
\$1_A3:3	MDQ42	B9
\$1_A3:2	MDQ47	B7
\$1_A3:1	MCS2~	A9
\$1_A3:0	MDM4	A7
\$1_A2:7	MDQ38	B6
\$1_A2:6	MDQS4	B4
\$1_A2:5	MDQ33	A6
\$1_A2:4	ECC6	A4
\$1_A2:3	MBA1	B3
\$1_A2:2	ECC2	B1
\$1_A2:1	DM8	A3
\$1_A2:0	MA0	A1



Table 3-103 lists SL-A0/A1 probe connections for 85XXDDR\_RW support package.

**Table 3-103: SL-A0/A1 probe connections for 85XXDDR\_RW support package**

Logic analyzer channel	85XXDDR_RW support package signal name	Pad number
\$1_CLK1-	GND	A15
\$1_CLK1+	SCL	A13
\$1_A1:7	SDA	B12
\$1_A1:6	SA1	B10
\$1_A1:5	SA2	A12
\$1_A1:4	SA0	A10
\$1_A1:3	TRIG_IN	B9
\$1_A1:2	MDQ59	B7
\$1_A1:1	MDQ58	A9
\$1_A1:0	MDQ60	A7
\$1_A0:7	MDM7	B6
\$1_A0:6	VDDID	B4
\$1_A0:5	MDQ50	A6
\$1_A0:4	TRIG_OUT	A4
\$1_A0:3	MDQ55	B3
\$1_A0:2	MDQ53	B1
\$1_A0:1	MDQ52	A3
\$1_A0:0	MDQ49	A1

Table 3-104 lists SL-C2/C3 probe connections for 85XXDDR\_RW support package.

**Table 3-104: SL-C2/C3 probe connections for 85XXDDR\_RW support package**

Logic analyzer channel	85XXDDR_RW support package signal name	Pad number
\$1_CLK3-	GND	A15
\$1_CLK3+	MDVAL	A13
\$1_C3:7	DQS8	B12
\$1_C3:6	ECC0	B10

**Table 3- 104: SL- C2/C3 probe connections for 85XDDR\_RW support package (Cont.)**

Logic analyzer channel	85XDDR_RW support package signal name	Pad number
\$1_C3:5	ECC4	A12
\$1_C3:4	MDQ30	A10
\$1_C3:3	MDQ31	B9
\$1_C3:2	MA3	B7
\$1_C3:1	MA4	A9
\$1_C3:0	MA6	A7
\$1_C2:7	MDQ25	B6
\$1_C2:6	MA5	B4
\$1_C2:5	MDQ19	A6
\$1_C2:4	MDQ18	A4
\$1_C2:3	MA7	B3
\$1_C2:2	MDM2	B1
\$1_C2:1	MA11	A3
\$1_C2:0	MDQS2	A1

Table 3-105 lists SL-E2/E3 probe connections for 85XDDR\_RW support package.

**Table 3- 105: SL- E2/E3 probe connections for 85XDDR\_RW support package**

Logic analyzer channel	85XDDR_RW support package signal name	Pad number
\$1_Q3-	GND	A15
\$1_Q3+	MSRCID1	A13
\$1_E3:7	MBA2	B12
\$1_E3:6	MCKE0	B10
\$1_E3:5	MDQ17	A12
\$1_E3:4	MA12	A10
\$1_E3:3	MDQ20	B9
\$1_E3:2	MDQ11	B7
\$1_E3:1	MDQ16	A9
\$1_E3:0	MSRCID2	A7
\$1_E2:7	MDQ9	B6

**Table 3-105: SL- E2/E3 probe connections for 85XDDR\_RW support package (Cont.)**

<b>Logic analyzer channel</b>	<b>85XDDR_RW support package signal name</b>	<b>Pad number</b>
\$1_E2:6	MSRCID3	B4
\$1_E2:5	MSRCID4	A6
\$1_E2:4	MDQ3	A4
\$1_E2:3	MDM0	B3
\$1_E2:2	MDQS0	B1
\$1_E2:1	MDQ1	A3
\$1_E2:0	MDQ0	A1

**Connections for the 85XXLB Support Package**

Tables 3-106 through 3-111 list the pin connections for the 85XXLB support package.

Table 3-106 lists the Mictor A pin connections for 85XXLB support package.

**Table 3-106: Mictor A connections for 85XXLB support package**

Logic analyzer channel	85XXLB support package signal name	AMP Mictor A pin number
CLK0	LBCTL	5
A3:7	LAD0 (MSB)	7
A3:6	LAD1	9
A3:5	LAD2	11
A3:4	LAD3	13
A3:3	LAD4	15
A3:2	LAD5	17
A3:1	LAD6	19
A3:0	LAD7	21
A2:7	LAD8	23
A2:6	LAD9	25
A2:5	LAD10	27
A2:4	LAD11	29
A2:3	LAD12	31
A2:2	LAD13	33
A2:1	LAD14	35
A2:0	LAD15	37
CLK1	LGTA~/LGPL4/LUPWAIT/LPBSE	6
A1:7	LAD16	8
A1:6	LAD17	10
A1:5	LAD18	12
A1:4	LAD19	14
A1:3	LAD20	16
A1:2	LAD21	18
A1:1	LAD22	20
A1:0	LAD23	22
A0:7	LAD24	24
A0:6	LAD25	26
A0:5	LAD26	28
A0:4	LAD27	30

**Table 3-106: Mictor A connections for 85XXLB support package (Cont.)**

Logic analyzer channel	85XXLB support package signal name	AMP Mictor A pin number
A0:3	LAD28	32
A0:2	LAD29	34
A0:1	LAD30	36
A0:0	LAD31 (LSB)	38

Table 3-107 lists Mictor C connections for the 85XXLB support package.

**Table 3-107: Mictor C connections for 85XXLB support package (Probe #3)**

Logic analyzer channel	85XXLB support package signal name	AMP Mictor C pin number
CLK3	LCLK0	5
C3:7	LCS0~	7
C3:6	LCS1~	9
C3:5	LCS2~	11
C3:4	LCS3~	13
C3:3	LCS4~	15
C3:2	LCS5~	17
C3:1	LCS6~	19
C3:0	LCS7~	21
C2:7	LSDDQM0/LWE0~/LBS0~	23
C2:6	LSDDQM1/LWE1~/LBS1~	25
C2:5	LSDDQM2/LWE2~/LBS2~	27
C2:4	LSDDQM3/LWE3~/LBS3~	29
C2:3	LAL	31
C2:2	LSDWE~/LGPL1	33
C2:1	LSDCAS~/LGPL3	35
C2:0	LSDRAS~/LBOE~/LGPL2	37

Table 3-108 lists Mictor D connections for the 85XXLB support package.

**Table 3-108: Mictor D connections for 85XXLB support package (Probe #3)**

Logic analyzer channel	85XXLB support package signal name	AMP Mictor D pin number
CLK2	MDVAL	6
D1:7	MSRCID0	8
D1:6	MSRCID1	10
D1:5	MSRCID2	12
D1:4	MSRCID3	14
D1:3	MSRCID4	16
D1:2	LSDA10/ LGPL0	18
D1:1	LSDAMUX/LGPL5	20
D1:0	LDP1/TRIG_IN	22
D0:7	LDP2/TRIG_OUT	24
D0:6	LDP3	26
D0:5	LDP0/LCKE	28
D0:4	LA27	30
D0:3	LA28	32
D0:2	LA29	34
D0:1	LA30	36
D0:0	LA31	38

Table 3-109 lists A3/A2 connections using P6860 probe for the 85XXLB support package.

**Table 3-109: A3/A2 connections using P6860 probe for 85XXLB support package**

Logic analyzer channel	85XXLB support package signal name	Pad number
CLK0-	GND	A15
CLK0+	LBCTL	A13
A3:7	LAD0	B12
A3:6	LAD1	B10
A3:5	LAD2	A12
A3:4	LAD3	A10
A3:3	LAD4	B9

**Table 3-109: A3/A2 connections using P6860 probe for 85XXLB support package (Cont.)**

Logic analyzer channel	85XXLB support package signal name	Pad number
A3:2	LAD5	B7
A3:1	LAD6	A9
A3:0	LAD7	A7
A2:7	LAD8	B6
A2:6	LAD9	B4
A2:5	LAD10	A6
A2:4	LAD11	A4
A2:3	LAD12	B3
A2:2	LAD13	B1
A2:1	LAD14	A3
A2:0	LAD15	A1

Table 3-110 lists C3/C2 connections using P6860 probe for the 85XXLB support package.

**Table 3-110: C3/C2 connections using P6860 probe for 85XXLB support package**

Logic analyzer channel	85XXLB support package signal name	Pad number
CLK3-	GND	A15
CLK3+	LCLK0	A13
C3:7	LCS0	B12
C3:6	LCS1	B10
C3:5	LCS2	A12
C3:4	LCS3	A10
C3:3	LCS4	B9
C3:2	LCS5	B7
C3:1	LCS6	A9
C3:0	LCS7	A7
C2:7	LSDDQM0/LWE0~/LBS0~	B6
C2:6	LSDDQM1/LWE1~/LBS1~	B4
C2:5	LSDDQM2/LWE2~/LBS2~	A6
C2:4	LSDDQM3/LWE3~/LBS3~	A4

**Table 3- 110: C3/C2 connections using P6860 probe for 85XXLB support package (Cont.)**

Logic analyzer channel	85XXLB support package signal name	Pad number
C2:3	LALE	B3
C2:2	LSDWE~/LGPL1	B1
C2:1	LSDCAS~/LGPL3	A3
C2:0	LSDRAS~/LBOE~/LGPL2	A1

Table 3-111 lists A1/A0 connections using P6860 probe for the 85XXLB support package.

**Table 3- 111: A1/A0 connections using P6860 probe for 85XXLB support package**

Logic analyzer channel	85XXLB support package signal name	Pad number
CLK1-	GND	A15
CLK1+	LGTA~/LGPL4LUPWAITLPBSE	A13
A1:7	LAD16	B12
A1:6	LAD17	B10
A1:5	LAD18	A12
A1:4	LAD19	A10
A1:3	LAD20	B9
A1:2	LAD21	B7
A1:1	LAD22	A9
A1:0	LAD23	A7
A0:7	LAD24	B6
A0:6	LAD25	B4
A0:5	LAD26	A6
A0:4	LAD27	A4
A0:3	LAD28	B3
A0:2	LAD29	B1
A0:1	LAD30	A3
A0:0	LAD31	A1
CLK2-	GND	A15
CLK2+	MDVAL	A13
D1:7	MSRCID0	B12



**Table 3-111: A1/A0 connections using P6860 probe for 85XXLB support package (Cont.)**

Logic analyzer channel	85XXLB support package signal name	Pad number
D1:6	MSRCID1	B10
D1:5	MSRCID2	A12
D1:4	MSRCID3	A10
D1:3	MSRCID4	B9
D1:2	LSDA10 /LGPL0	B7
D1:1	LSDAMUX/LGPL5	A9
D1:0	LDP1/TRIG_IN	A7
D0:7	LDP2/TRIG_OUT	B6
D0:6	LDP3	B4
D0:5	LDP0/LCKE	A6
D0:4	LA27	A4
D0:3	LA28	B3
D0:2	LA29	B1
D0:1	LA30	A3
D0:0	LA31	A1

### Connections for 85XXLB\_ALT Support Package

Tables 3-112 through 3-120 list the probe connections for the 85XXLB\_ALT support package.

Table 3-112 lists the address connections for 85XXLB\_ALT support package.

**Table 3-112: Address connections for 85XXLB\_ALT support package**

Logic analyzer channel	85XXLB_ALT support package signal name	Tek mictor pin number	Amp mictor pin number
CLOCK:0	LBCLK	3	5
A3:7	LA0	4	7
A3:6	LA1	5	9
A3:5	LA2	6	11
A3:4	LA3	7	13
A3:3	LA4	8	15
A3:2	LA5	9	17
A3:1	LA6	10	19
A3:0	LA7	11	21

**Table 3- 112: Address connections for 85XXLB\_ALT support package (Cont.)**

Logic analyzer channel	85XXLB_ALT support package signal name	Tek mictor pin number	Amp mictor pin number
A2:7	LA8	12	23
A2:6	LA9	13	25
A2:5	LA10	14	27
A2:4	LA11	15	29
A2:3	LA12	16	31
A2:2	LA13	17	33
A2:1	LA14	18	35
A2:0	LA15	19	37
CLOCK:1	LALE	36	6
A1:7	LA16	35	8
A1:6	LA17	34	10
A1:5	LA18	33	12
A1:4	LA19	32	14
A1:3	LA20	31	16
A1:2	LA21	30	18
A1:1	LA22	29	20
A1:0	LA23	28	22
A0:7	LA24	27	24
A0:6	LA25	26	26
A0:5	LA26	25	28
A0:4	LA27	24	30
A0:3	LA28	23	32
A0:2	LA29	22	34
A0:1	LA30	21	36
A0:0	LA31	20	38

Table 3-113 lists data connections for 85XXLB\_ALT support packages.

**Table 3-113: Data connections for 85XXLB\_ALT support package**

Logic analyzer channel	85XXLB_ALT support package signal name	TEK mictor pin number	AMP mictor pin number
Qual:0	No Signal	3	5
D3:7	LAD0	4	7
D3:6	LAD1	5	9
D3:5	LAD2	6	11
D3:4	LAD3	7	13
D3:3	LAD4	8	15
D3:2	LAD5	9	17
D3:1	LAD6	10	19
D3:0	LAD7	11	21
D2:7	LAD8	12	23
D2:6	LAD9	13	25
D2:5	LAD10	14	27
D2:4	LAD11	15	29
D2:3	LAD12	16	31
D2:2	LAD13	17	33
D2:1	LAD14	18	35
D2:0	LAD15	19	37
CLOCK:2	No Signal	36	6
D1:7	LAD16	35	8
D1:6	LAD17	34	10
D1:5	LAD18	33	12
D1:4	LAD19	32	14
D1:3	LAD20	31	16
D1:2	LAD21	30	18
D1:1	LAD22	29	20
D1:0	LAD23	28	22
D0:7	LAD24	27	24
D0:6	LAD25	26	26
D0:5	LAD26	25	28
D0:4	LAD27	24	30
D0:3	LAD28	23	32

**Table 3- 113: Data connections for 85XXLB\_ALT support package (Cont.)**

Logic analyzer channel	85XXLB_ALT support package signal name	TEK mictor pin number	AMP mictor pin number
D0:2	LAD29	22	34
D0:1	LAD30	21	36
D0:0	LAD31	20	38

Table 3-114 lists the control connections for 85XXLB\_ALT support package.

**Table 3- 114: Control connections for 85XXLB support package**

Logic analyzer channel	85XXLB_ALT support package signal name	TEK mictor pin number	AMP mictor pin number
CLOCK:3	No Connection	3	5
C3:7	LBCTL	4	7
C3:6	LSDDQM3/LWE3~	5	9
C3:5	LSDDQM2/LWE2~	6	11
C3:4	LSDDQM1/LWE1~	7	13
C3:3	LSDDQM0/LWE0~	8	15
C3:2	MA27	9	17
C3:1	MA28	10	19
C3:0	MA29	11	21
C2:7	MA30	12	23
C2:6	MA31	13	25
C2:5	LSDAMUX/LGPL5	14	27
C2:4	LGPL4	15	29
C2:3	LSDCAS~/LGPL3	16	31
C2:2	LSDRAS~/LBOE~/LG PL2	17	33
C2:1	LSDWE~/LGPL1	18	35
C2:0	LSDA10/LGPL0	19	37
Qual:1	MDVAL	36	6
C1:7	MSRCID4	35	8
C1:6	MSRCID3	34	10
C1:5	MSRCID2	33	12
C1:4	MSRCID1	32	14

**Table 3-114: Control connections for 85XXLB support package (Cont.)**

Logic analyzer channel	85XXLB_ALT support package signal name	TEK mictor pin number	AMP mictor pin number
C1:3	MSRCID0	31	16
C1:2	No Connection	30	18
C1:1	TRIG_OUT	29	20
C1:0	LCKE	28	22
C0:7	LCS7~	27	24
C0:6	LCS6~	26	26
C0:5	LCS5~	25	28
C0:4	LCS4~	24	30
C0:3	LCS3~	23	32
C0:2	LCS2~	22	34
C0:1	LCS1~	21	36
C0:0	LCS0~	20	38

Table 3-115 lists the ELB-A2/A3 probe head assignment for the 85XXLB\_ALT support package.

**Table 3-115: ELB-A2/A3 probe head assignment for 85XXLB\_ALT support package**

Logic analyzer channel	85XXLB_ALT support package signal name	P6860 probe pad number
Clock:0-	GND	A15
Clock:0+	LBCLK	A13
A3:7	LA0	B12
A3:6	LA1	B10
A3:5	LA2	A12
A3:4	LA3	A10
A3:3	LA4	B9
A3:2	LA5	B7
A3:1	LA6	A9
A3:0	LA7	A7
A2:7	LA8	B6
A2:6	LA9	B4
A2:5	LA10	A6
A2:4	LA11	A4
A2:3	LA12	B3
A2:2	LA13	B1
A2:1	LA14	A3
A2:0	LA15	A1

Table 3-116 lists the ELB-A0/A1 probe head assignment for the 85XXLB\_ALT support package.

**Table 3-116: ELB-A0/A1 probe head assignment for 85XXLB\_ALT support package**

Logic analyzer channel	85XXLB_ALT support package signal name	P6860 probe pad number
Clock:1-	GND	A15
Clock:1+	LALE	A13
A1:7	LA16	B12
A1:6	LA17	B10
A1:5	LA18	A12
A1:4	LA19	A10
A1:3	LA20	B9
A1:2	LA21	B7
A1:1	LA22	A9
A1:0	LA23	A7
A0:7	LA24	B6
A0:6	LA25	B4
A0:5	LA26	A6
A0:4	LA27	A4
A0:3	LA28	B3
A0:2	LA29	B1
A0:1	LA30	A3
A0:0	LA31	A1

Table 3-117 lists the ELB-D2/D3 probe head assignment for the 85XXLB\_ALT support package.

**Table 3-117: ELB-D2/D3 probe head assignment for 85XXLB\_ALT support package**

Logic analyzer channel	85XXLB_ALT support package signal name	P6860 probe pad number
Q0-	GND	A15
Q0+	No Signal	A13
D3:7	LAD0	B12

**Table 3- 117: ELB- D2/D3 probe head assignment for 85XXLB\_ALT support package (Cont.)**

Logic analyzer channel	85XXLB_ALT support package signal name	P6860 probe pad number
D3:6	LAD1	B10
D3:5	LAD2	A12
D3:4	LAD3	A10
D3:3	LAD4	B9
D3:2	LAD5	B7
D3:1	LAD6	A9
D3:0	LAD7	A7
D2:7	LAD8	B6
D2:6	LAD9	B4
D2:5	LAD10	A6
D2:4	LAD11	A4
D2:3	LAD12	B3
D2:2	LAD13	B1
D2:1	LAD14	A3
D2:0	LAD15	A1

Table 3-118 lists the ELB-A0/A1 probe head assignment for the 85XXLB\_ALT support package.

**Table 3- 118: ELB- A0/A1 probe head assignment for 85XXLB\_ALT support package**

Logic analyzer channel	85XXLB_ALT support package signal name	P6860 probe pad number
Clock:2-	GND	A15
Clock:2+	No Signal	A13
D1:7	LAD16	B12
D1:6	LAD17	B10
D1:5	LAD18	A12
D1:4	LAD19	A10
D1:3	LAD20	B9
D1:2	LAD21	B7
D1:1	LAD22	A9



**Table 3-118: ELB- A0/A1 probe head assignment for 85XXLB\_ALT support package (Cont.)**

Logic analyzer channel	85XXLB_ALT support package signal name	P6860 probe pad number
D1:0	LAD23	A7
D0:7	LAD24	B6
D0:6	LAD25	B4
D0:5	LAD26	A6
D0:4	LAD27	A4
D0:3	LAD28	B3
D0:2	LAD29	B1
D0:1	LAD30	A3
D0:0	LAD31	A1

Table 3-119 lists the ELB-C2/C3 probe head assignment for the 85XXLB\_ALT support package.

**Table 3-119: ELB- C2/C3 probe head assignment for 85XXLB\_ALT support package**

Logic analyzer channel	85XXLB_ALT support package signal name	P6860 probe pad number
Clock:3-	GND	A15
Clock:3+	No Connection	A13
C3:7	LBCTL	B12
C3:6	LSDDQM3/LWE3~	B10
C3:5	LSDDQM2/LWE2~	A12
C3:4	LSDDQM1/LWE1~	A10
C3:3	LSDDQM0/LWE0~	B9
C3:2	MA27	B7
C3:1	MA28	A9
C3:0	MA29	A7
C2:7	MA30	B6
C2:6	MA31	B4
C2:5	LSDAMUX/LGPL5	A6
C2:4	LGPL4	A4
C2:3	LSDCAS~/LGPL3	B3

**Table 3- 119: ELB- C2/C3 probe head assignment for 85XXLB\_ALT support package (Cont.)**

Logic analyzer channel	85XXLB_ALT support package signal name	P6860 probe pad number
C2:2	LSDRAS~/LBOE~/LG PL2	B1
C2:1	LSDWE~/LGPL1	A3
C2:0	LSDA10/LGPL0	A1

Table 3-120 lists the ELB-D0/D1 probe head assignment for the 85XXLB\_ALT support package.

**Table 3- 120: ELB- D0/D1 probe head assignment for 85XXLB\_ALT support package**

Logic analyzer channel	85XXLB_ALT support package signal name	P6860 probe pad number
Q1-	GND	A15
Q1+	MDVAL	A13
C1:7	MSRCID4	B12
C1:6	MSRCID3	B10
C1:5	MSRCID2	A12
C1:4	MSRCID1	A10
C1:3	MSRCID0	B9
C1:2	No Connection	B7
C1:1	TRIG_OUT	A9
C1:0	LCKE	A7
C0:7	LCS7~	B6
C0:6	LCS6~	B4
C0:5	LCS5~	A6
C0:4	LCS4~	A4
C0:3	LCS3~	B3
C0:2	LCS2~	B1
C0:1	LCS1~	A3
C0:0	LCS0~	A1

**Connections for  
85XXLB\_ADS Support  
Package**

Tables 3-121 through 3-126 list the probe connections for the 85XXLB\_ALT support package.

**Table 3-121: Alternate Board Data connections**

Logic analyzer channel	85XXLB_ADS support package signal name	TEK mictor pin number	AMP mictor pin number
Clock:0	LBCLK	3	5
A3:7	LAD0	4	7
A3:6	LAD1	5	9
A3:5	LAD2	6	11
A3:4	LAD3	7	13
A3:3	LAD4	8	15
A3:2	LAD5	9	17
A3:1	LAD6	10	19
A3:0	LAD7	11	21
A2:7	LAD8	12	23
A2:6	LAD9	13	25
A2:5	LAD10	14	27
A2:4	LAD11	15	29
A2:3	LAD12	16	31
A2:2	LAD13	17	33
A2:1	LAD14	18	35
A2:0	LAD15	19	37
Clock:1	LALE	36	6
A1:7	LAD16	35	8
A1:6	LAD17	34	10
A1:5	LAD18	33	12
A1:4	LAD19	32	14
A1:3	LAD20	31	16
A1:2	LAD21	30	18
A1:1	LAD22	29	20
A1:0	LAD23	28	22
A0:7	LAD24	27	24
A0:6	LAD25	26	26
A0:5	LAD26	25	28
A0:4	LAD27	24	30
A0:3	LAD28	23	32

**Table 3- 121: Alternate Board Data connections (Cont.)**

Logic analyzer channel	85XXLB_ADS support package signal name	TEK mictor pin number	AMP mictor pin number
A0:2	LAD29	22	34
A0:1	LAD30	21	36
A0:0	LAD31	20	38

**Table 3- 122: Alternate Board Control connections**

Logic analyzer channel	85XXLB_ADS support package signal name	TEK mictor pin number	AMP mictor pin number
Clock:3	No Connection	3	5
C3:7	LBCTL	4	7
C3:6	LSDDQM3/LWE3~	5	9
C3:5	LSDDQM2/LWE2~	6	11
C3:4	LSDDQM1/LWE1~	7	13
C3:3	LSDDQM0/LWE0~	8	15
C3:2	MA27	9	17
C3:1	MA28	10	19
C3:0	MA29	11	21
C2:7	MA30	12	23
C2:6	MA31	13	25
C2:5	LSDAMUX/LGPL5	14	27
C2:4	LGPL4	15	29
C2:3	LSDCAS~/LGPL3	16	31
C2:2	LSDRAS~/LBOE~/LGPL2	17	33
C2:1	LSDWE~/LGPL1	18	35
C2:0	LSDA10/LGPL0	19	37
Clock:2	MDVAL	36	6
D1:7	MSRCID4	35	8
D1:6	MSRCID3	34	10
D1:5	MSRCID2	33	12
D1:4	MSRCID1	32	14
D1:3	MSRCID0	31	16
D1:2	No Connection	30	18

**Table 3-122: Alternate Board Control connections (Cont.)**

Logic analyzer channel	85XXLB_ADS support package signal name	TEK mictor pin number	AMP mictor pin number
D1:1	TRIG_OUT	29	20
D1:0	LCKE	28	22
D0:7	LCS7~	27	24
D0:6	LCS6~	26	26
D0:5	LCS5~	25	28
D0:4	LCS4~	24	30
D0:3	LCS3~	23	32
D0:2	LCS2~	22	34
D0:1	LCS1~	21	36
D0:0	LCS0~	20	38

Table 3-123 lists the P6860 probe connections for the 85XXLB\_ADS support package.

**Table 3-123: A3/A2 probe head assignment for 85XXLB\_ADS support package**

Logic analyzer channel	85XXLB_ADS support package signal name	P6860 probe pad number
Clock:0-	GND	A15
Clock:0+	LBCLK	A13
A3:7	LAD0	B12
A3:6	LAD1	B10
A3:5	LAD2	A12
A3:4	LAD3	A10
A3:3	LAD4	B9
A3:2	LAD5	B7
A3:1	LAD6	A9
A3:0	LAD7	A7
A2:7	LAD8	B6
A2:6	LAD9	B4
A2:5	LAD10	A6
A2:4	LAD11	A4
A2:3	LAD12	B3

**Table 3- 123: A3/A2 probe head assignment for 85XXLB\_ADS support package (Cont.)**

Logic analyzer channel	85XXLB_ADS support package signal name	P6860 probe pad number
A2:2	LAD13	B1
A2:1	LAD14	A3
A2:0	LAD15	A1

Table 3-124 lists the P6860 probe connections for the 85XXLB\_ADS support package.

**Table 3- 124: A1/A0 probe head assignment for 85XXLB\_ADS support package**

Logic analyzer channel	85XXLB_ADS support package signal name	P6860 probe pad number
Clock:1-	GND	A15
Clock:1+	LALE	A13
A1:7	LAD16	B12
A1:6	LAD17	B10
A1:5	LAD18	A12
A1:4	LAD19	A10
A1:3	LAD20	B9
A1:2	LAD21	B7
A1:1	LAD22	A9
A1:0	LAD23	A7
A0:7	LAD24	B6
A0:6	LAD25	B4
A0:5	LAD26	A6
A0:4	LAD27	A4
A0:3	LAD28	B3
A0:2	LAD29	B1
A0:1	LAD30	A3
A0:0	LAD31	A1

Table 3-125 lists the P6860 probe connections for the 85XXLB\_ADS support package.

**Table 3-125: C3/C2 probe head assignment for 85XXLB\_ADS support package**

Logic analyzer channel	85XXLB_ADS support package signal name	P6860 probe pad number
Clock:3-	GND	A15
Clock:3+	No Connection	A13
C3:7	LBCTL	B12
C3:6	LSDDQM3/LWE3~	B10
C3:5	LSDDQM2/LWE2~	A12
C3:4	LSDDQM1/LWE1~	A10
C3:3	LSDDQM0/LWE0~	B9
C3:2	MA27	B7
C3:1	MA28	A9
C3:0	MA29	A7
C2:7	MA30	B6
C2:6	MA31	B4
C2:5	LSDAMUX/LGPL5	A6
C2:4	LGPL4	A4
C2:3	LSDCAS~/LGPL3	B3
C2:2	LSDRAS~/LBOE~/LGPL2	B1
C2:1	LSDWE~/LGPL1	A3
C2:0	LSDA10/LGPL0	A1

Table 3-126 lists the P6860 probe connections for the 85XXLB\_ADS support package.

**Table 3-126: D1/D0 probe head assignment for 85XXLB\_ADS support package**

Logic analyzer channel	85XXLB_ADS support package signal name	P6860 probe pad number
Clk2-	GND	A15
Clk2+	MDVAL	A13
D1:7	MSRCID4	B12
D1:6	MSRCID3	B10
D1:5	MSRCID2	A12
D1:4	MSRCID1	A10
D1:3	MSRCID0	B9
D1:2	No Connection	B7
D1:1	TRIG_OUT	A9
D1:0	LCKE	A7
D0:7	LCS7~	B6
D0:6	LCS6~	B4
D0:5	LCS5~	A6
D0:4	LCS4~	A4
D0:3	LCS3~	B3
D0:2	LCS2~	B1
D0:1	LCS1~	A3
D0:0	LCS0~	A1



# Signal Acquisition

This section shows the timing diagrams and tables that list details about how to acquire the relevant address and data from the 85XX local bus interface and DDR SDRAM interface.

Figure 3-8 shows signal acquisition for 85XXLB, 85XXLB\_ALT, and 85XXLB\_ADS support packages.




Figure 3-8: Timing diagram for Local bus interface

Table 3-127 illustrates the sample points for 85XXLB and 85XXLB\_ADS support packages.

**Table 3-127: Sample points for 85XXLB, and 85XXLB\_ADS support packages**

Master point	Signals
Master sample point, M	No signals
Sample point, Addr	LALE, LAD[0-31], LA[27-31], MSRCID[0-4]
Sample point, Control	LAD[0-31], LA[27-31], MDVAL, LSDDQM[0-3]/LWE[0-3]~, LGTA~, LBCTL, LSDA10/LGPL0, LALE, LSDRAS~/LBOE~, LSDCAS~/LGPL3, LSDWE~/LGPL1, LCS[0-7]~, MSRCID[0-4], LGPL5, LDP0/LCKE, LDP1/TRIG_IN, LDP2/TRIG_OUT, LDP3

Table 3-128 illustrates the sample points for 85XXLB\_ALT support package.

**Table 3-128: Sample points for 85XXLB\_ALT support package**

Master point	Signals
Master sample point, M	No signals
Sample point, Addr	LALE, LA_D[0-31], LA[27-31], MSRCID[0-4]
Sample point, Control	LA_D[0-31], LA[27-31], MDVAL, LSDDQM[0-3]/LWE[0-3]~, LGTA~, LBCTL, LSDA10/LGPL0, LALE, LSDRAS~/LBOE~, LSDCAS~/LGPL3, LSDWE~/LGPL1, LCS[0-7]~, MSRCID[0-4], LGPL5, LDP0/LCKE, LDP1/TRIG_IN, LDP2/TRIG_OUT, LDP3

Table 3-129 illustrates how the signals are stored based on the qualifier levels incase of 85XXLB, 85XXLB\_ALT, and 85XXLB\_ADS support packages.

**Table 3-129: Signal acquisition for 85XXLB, 85XXLB\_ALT, and 85XXLB\_ADS support packages**

Qualifiers	Operation	Master point	Signals
LALE = HIGH & LSDRAS~/LBOE~ =HIGH	Addr	LALE, LA_D[0-31], LA[27-31], MSRCID[0-4]	Log address as long as LALE is asserted
LSDRAS~/LBOE~ = LOW LSDCAS~/LGPL3 = HIGH LSDWE~/LGPL1 =HIGH LALE = LOW (Activate)  OR  LSDRAS~/LBOE~ = LOW LSDCAS~/LGPL3 = HIGH LSDWE~/LGPL1 = LOW LALE = LOW (Precharge)  OR  LSDRAS~/LBOE~ = LOW LSDCAS~/LGPL3 = LOW LSDWE~/LGPL1 = HIGH LALE=LOW (Refresh)  OR  LSDRAS~/LBOE~ = LOW LSDCAS~/LGPL3 = LOW LSDWE~/LGPL1 = LOW LALE=LOW (MRS)  OR  LSDRAS~/LBOE~ = HIGH LSDCAS~/LGPL3 = LOW LSDWE~/LGPL1 = HIGH LALE=LOW (Read)  OR  LSDRAS~/LBOE~ = HIGH LSDCAS~/LGPL3 = LOW LSDWE~/LGPL1 = LOW LALE=LOW (Write)  OR  LALE = LOW LSDRAS~/LBOE~ = HIGH	Control, M	LAD[0-31], LA[27-31], MDVAL, LSDDQM[0-3]/L WE[0-3]~, LGTA~, LBCTL, LSDA10/LGPL0, LALE, LSDRAS~/LBOE ~, LSDCAS~/LGPL 3, LSDWE~/LGPL1, LCS[0-7]~, MSRCID[0-4], LGPL5, LDP0/LCKE, LDP1/TRIG_IN, LDP2/TRIG_OUT , LDP3	This operation saves the address and the SDRAM commands (if any)

If there is no valid SDRAM command after LALE is negated the support assumes GPCM transactions and saves next 6-clock information.

Figure 3-9 shows the timing diagram for DDR SDRAM interface.




Figure 3-9: Timing diagram for DDR SDRAM interface

Table 3-130 illustrates the sample points for 85XXDDR and 85XXDDR\_RW support packages.

**Table 3-130: Sample points for 85XXDDR and 85XXDDR\_RW support packages**

Sample point	Signals
Master Sample Point, M	All signals

Table 3-131 illustrates the signal acquisition for 85XXDDR and 85XXDDR\_RW support packages.

**Table 3-131: Signal acquisition in 85XXDDR and 85XXDDR\_RW support packages**

Qualifiers	Operation	Signals	Description
MRAS $\sim$ = LOW MCAS $\sim$ = LOWWE $\sim$ =LOW	M	All signals	MRS cycle
MRAS $\sim$ = LOW MCAS $\sim$ = HIGHWE $\sim$ =HIGH	M	All signals	Row Address
MRAS $\sim$ = LOW MCAS $\sim$ = LOWWE $\sim$ =HIGH	M	All signals	Refresh cycle
MRAS $\sim$ = HIGHMCAS $\sim$ = LOWWE $\sim$ =HIGH	M	All signals	Read cycle
MRAS $\sim$ = HIGH MCAS $\sim$ = LOWWE $\sim$ =LOW	M	All signals	Write cycle

85XXDDR and 85XXDDR\_RW samples 16-clock edge information on all channels after above valid commands are issued.





# Specifications





# Specifications

This section contains the specifications for the TMS568 MPC85XX microprocessor support product.

## Specifications Table

Table 4-1 lists the electrical requirements that the target system must produce for the support to acquire correct data.

**Table 4-1: Electrical specifications**

Characteristics	Requirements
Target system clock rate MPC85XX specified clock rate	<sup>1</sup> The maximum rates are 166 MHz for local bus SDRAM and 200 MHz for DDR-SDRAM depending upon the type of logic analyzer module
Minimum setup time required for the Logic analyzer TLA7Axx	0.750 ns
Minimum hold time required for the Logic analyzer TLA7Axx	0 ns
Minimum setup time required for the Logic analyzer TLA7xx	2.5 ns
Minimum hold time required for the Logic analyzer TLA7xx	0 ns

<sup>1</sup> **Specification at time of printing. Contact your Tektronix sales representative for current information on the fastest bus supported.**





# **Replaceable Parts List**



# Replaceable Parts List

This section contains a list of the replaceable components and modules for the MPC85XX product. Use this list to identify and order replacement parts.

## Parts Ordering Information

Replacement parts are available through your local Tektronix field office or representative.

Changes to Tektronix products are sometimes made to accommodate improved components as they become available and to give you the benefit of the latest improvements. Therefore, when ordering parts, it is important to include the following information in your order:

- Part number
- Instrument type or model number
- Instrument serial number
- Instrument modification number, if applicable

If you order a part that has been replaced with a different or improved part, your local Tektronix field office or representative will contact you concerning any change in part number.

## Using the Replaceable Parts List

The tabular information in the *Replaceable Parts List* is arranged for quick retrieval. Understanding the structure and features of the list will help you find all of the information you need for ordering replacement parts. The following table describes the content of each column in the parts list.

**Parts list column descriptions**

Column	Column name	Description
1	Figure & index number	Items in this section are referenced by figure and index numbers to the exploded view illustrations that follow.
2	Tektronix part number	Use this part number when ordering replacement parts from Tektronix.
3 and 4	Serial number	Column three indicates the serial number at which the part was first effective. Column four indicates the serial number at which the part was discontinued. No entry indicates the part is good for all serial numbers.
5	Qty	This indicates the quantity of parts used.
6	Name & description	An item name is separated from the description by a colon (:). Because of space limitations, an item name may sometimes appear as incomplete. Use the U.S. Federal Catalog handbook H6-1 for further item name identification.
7	Mfr. code	This indicates the code of the actual manufacturer of the part.
8	Mfr. part number	This indicates the actual manufacturer's or vendor's part number.

**Abbreviations**      Abbreviations conform to American National Standard ANSI Y1.1-1972.

**Chassis Parts**      Chassis-mounted parts and cable assemblies are located at the end of the Replaceable Parts List.

**Mfr. Code to Manufacturer Cross Index**      The table titled Manufacturers Cross Index shows codes, names, and addresses of manufacturers or vendors of components listed in the parts list.

**Manufacturers cross index**

<b>Mfr. code</b>	<b>Manufacturer</b>	<b>Address</b>	<b>City, state, zip code</b>
80009	TEKTRONIX, INC.	14150 SW KARL BRAUN DR PO BOX 500	BEAVERTON, OR, 97077-0001

**Replaceable parts list**

<b>Fig. &amp; index number</b>	<b>Tektronix part number</b>	<b>Serial no. effective</b>	<b>Serial no. discont'd</b>	<b>Qty</b>	<b>Name &amp; description</b>	<b>Mfr. code</b>	<b>Mfr. part number</b>
					<b>STANDARD ACCESSORIES</b>		
	071-1191-XX			1	MANUAL, TECH INSTRUCTION	80009	071-1191-XX







# Index



# Index

85XXDDR support package, 1-1, 2-2  
channel assignments, 3-9  
custom clocking, 2-2  
pin connections, 3-60

85XXDDR\_RW support package, 1-1, 2-2  
channel assignments, 3-21  
custom clocking, 2-2  
pin connections, 3-67

85XXLB support package, 1-1, 2-2  
channel assignments, 3-39  
custom clocking, 2-3  
pin connections, 3-74

85XXLB\_ADS support package  
channel assignments, 3-48  
custom clocking, 2-3

85XXLB\_ALT support package  
channel assignments, 3-43  
custom clocking, 2-3

## A

About this manual set, xi  
Acquiring data, 2-5  
Acquisition setup, 2-2  
Address, Tektronix, xii  
AMP, pin assignment recommended, 3-55  
Application, logic analyzer configuration, 1-2

## B

Basic operations, where to find information, xi  
Burst Lengths, 2-9

## C

CAS Latency, 2-7, 2-10  
Channel assignments  
85XXDDR support package, 3-9  
85XXDDR\_RW support package, 3-21  
85XXLB support package, 3-39  
85XXLB\_ADS support package, 3-48  
85XXLB\_ALT support package, 3-43  
Address group, 3-9, 3-21  
BankAddr group, 3-9  
BurstAddr group, 3-41  
Checkbits group, 3-13, 3-27  
ChipSel group, 3-13, 3-42  
clock and qualifier signals, 3-52, 3-79, 3-89

Clock group, 3-15, 3-28  
Control group, 3-12, 3-23, 3-24, 3-26, 3-39, 3-41  
DataHi group, 3-11, 3-21  
DataLo group, 3-10  
Datamask group, 3-14, 3-27, 3-43  
Debug group, 3-14, 3-28, 3-42  
Misc group, 3-15, 3-16, 3-17, 3-18, 3-19, 3-20,  
3-29, 3-30, 3-31, 3-32, 3-33, 3-34, 3-35,  
3-36, 3-37, 3-38, 3-39, 3-43  
RdDatLo group, 3-22

### Channel groups

85XXDDR support package, 3-1  
85XXDDR\_RW support package, 3-2  
85XXLB support package, 3-3  
85XXLB\_ADS support package, 3-3  
85XXLB\_ALT support package, 3-3  
definitions, 3-1  
visibility, 2-14

Clock channel assignments, 3-52, 3-79, 3-89

Clock rate, 1-3

target system, 4-1

Computed, labels, 2-12

Connecting to a target system, 1-4

Connections, Signal Source to Probe , 3-55

Connections for 85XXDDR support package, 3-60

Connections for 85XXDDR\_RW support package,  
3-67

Connections for 85XXLB support package, 3-74

Connections for 85XXLB\_ALT, pin connections, 3-79,  
3-89

Contacting Tektronix, xii

Control flow display format, 2-20

Control group, symbol table, 3-5, 3-7, 3-8

Custom clocking

85XXDDR support package, 2-2

85XXDDR\_RW support package, 2-2

85XXLB support package, 2-3

custom, 2-2

Cycle type, labels, 2-11

## D

Data, acquiring, 2-5

Data display, changing, 2-5

DDR Registered, 2-7, 2-10

Debug Signals, 2-7, 2-9, 2-10

Definitions

disassembler, xi

information on basic operations, xi

- logic analyzer, xi
- Disassembled data, viewing, 2-14
- Disassembler
  - definition, xi
  - logic analyzer configuration, 1-2
  - setup, 2-1
- Disassembly property page, 2-6, 2-9, 2-10
- Disassembly support, 1-1
- Display format
  - Control flow, 2-20
  - Hardware, 2-15
  - Software, 2-17
  - Subroutine, 2-21

## E

- Electrical specifications, 4-1
  - clock rate, 4-1

## H

- Hardware display format, 2-15
- Hold time, minimum, 4-1

## I

- Installing support software, 2-1

## L

- Labels
  - computed, 2-12
  - Cycle type, 2-11
  - TMS568MPC85XX, 2-13
- Limitations of the support, 1-4
- Logic analyzer
  - configuration for disassembler, 1-2
  - configuration for the application, 1-2
  - definition, xi
  - module requirements, 1-2
  - probe requirements, 1-2
  - software compatibility, 1-2

## M

- Manual
  - conventions, xi
  - how to use the set, xi
- Microprocessor specific fields, 2-6, 2-9, 2-10
  - Burst Lengths, 2-9

- CAS Latency, 2-7, 2-10
- DDR Registered, 2-7, 2-10
- Debug Signals, 2-7, 2-9, 2-10
- Show All Data, 2-6, 2-9, 2-10
- Valid Cycles, 2-7

## N

- Nonintrusive acquisition, 1-4

## O

- Optional display selections, 2-6

## P

- P6880 probes, 1-5
- Phone number, Tektronix, xii
- Pin assignment, AMP recommended, 3-55
- Pin connections, Connections for 85XXLB\_ALT, 3-79, 3-89
- Probe to Signal Source connections, 3-55
- Product support, contact information, xii

## Q

- Qualifier channel assignments, 3-52, 3-53, 3-54

## R

- Requirements, 1-3
- Reset, target system hardware, 1-3
- Restrictions, 1-3

## S

- Service support, contact information, xii
- Setup time, minimum, 4-1
- Setup/Hold time adjustments, 1-3
- Setups
  - disassembler, 2-1
  - support, 2-1
- Show All Data, 2-6, 2-9, 2-10
- Signal Source to Probe connections, 3-55
- Signals required for clocking and disassembly, 3-54
- Software display format, 2-17
- Special characters, 2-13
- Special Messages, 2-13
- Specifications, electrical, 4-1

- Subroutine flow display format, 2-21
- Support package, description, 1-1
- Support package setups, 2-2
- Support setup, 2-1
- Symbol table, 3-7
  - 85XXDDR AND 85XXDDR\_RW Control group, 3-8
  - 85XXLB, 3-5

## T

- Target system hardware reset, 1-3
- Technical support, contact information, xii
- Tektronix, contacting, xii
- Terminology, xi

## U

- URL, Tektronix, xii

## V

- Valid Cycles, 2-7
- Viewing disassembled data, 2-14

## W

- Web site address, Tektronix, xii

