Technical Reference

Tektronix

Fully Buffered DIMM (FB-DIMM)
Methods of Implementation (MOI)
071-2042-00

www.tektronix.com
Table of Contents

1 Introduction to RT-Eye FB-DIMM Compliance Module ..................... 1
2 FB-DIMM Compliance Measurements .................................................. 1
   2.1 Common Specifications between Transmitter and Receiver .......... 1
   2.2 Differential Transmitter (TX) Output Specifications .................. 2
   2.3 Differential Transmitter (TX) Compliance Eye Diagrams .......... 4
   2.4 Differential Receiver (RX) Input Specifications ....................... 5
   2.5 Receiver Compliance Eye Diagrams .......................................... 7
   2.6 Reference Clock Specifications .............................................. 8
3 Preparing to Take Measurements ..................................................... 11
   3.1 Required Equipment .............................................................. 11
   3.2 Probing Options for Transmitter testing ..................................... 11
      3.2.1 SMA Connection ........................................................... 11
      3.2.2 AMB Ball connection ...................................................... 13
   3.3 Initial Oscilloscope Setup ....................................................... 14
   3.4 Running the RT-Eye Software .................................................... 14
   3.5 Clock Recovery ....................................................................... 15
4 FB-DIMM Receiver (RX) Compliance Testing ..................................... 15
   4.1 Probing the Link for RX Compliance ......................................... 16
   4.2 Running a Complete RX Compliance Test ................................... 16
      4.2.1 RX Differential Pk-Pk Input Voltage MOI .......................... 20
      4.2.2 Minimum RX Eye Width MOI ........................................... 21
      4.2.3 RX AC Common Mode Input Voltage MOI .......................... 22
      4.2.4 RX DC Common Mode Input Voltage MOI .......................... 22
      4.2.5 RX Waveform Eye Diagram Mask Test MOI ....................... 23
      4.2.6 RX Input Rise/Fall Time test MOI .................................... 24
      4.2.7 RX Tj Test MOI ............................................................. 25
      4.2.8 RX Dj Test MOI (Using Dual-Dirac Method) ....................... 27
5 FB-DIMM Transmitter (TX) Compliance Testing ............................ 28
   5.1 Probing the Link for TX Compliance ......................................... 28
      5.1.1 TX Compliance Test Load ............................................... 28
   5.2 Running a TX Compliance Test .................................................. 29
      5.2.1 TX Differential Pk-Pk Output Voltage MOI ....................... 34
1 Introduction to RT-Eye FB-DIMM Compliance Module

This document provides the procedures for making FB-DIMM compliance measurements with Tektronix TDS6604B/DPO70604/DSA70604 or TDS6804B/DPO70804/DSA70804 or TDS7704B or TDS6124C or TDS6154C oscilloscopes. The FB-DIMM Compliance Module (Opt. FBD) is an optional software plug-in to the RT-Eye Serial Data Compliance and Analysis application (Opt. RTE-Version 2.0). The FB-DIMM Compliance Module provides amplitude, timing, and jitter measurements described in Section 3 of Revision 0.85 of the FB-DIMM Draft Specification dated Dec 15, 2005. (For Compliance testing of FB-DIMM signals (3.2 Gb/s, 4.0 Gb/s and 4.8 Gb/s) a minimum oscilloscope BW of 12 GHz is required. Using an 8 GHz BW oscilloscope, you can test the 3.2 GB/s FB-DIMM signals for compliance).

All references to the Draft Specification are to Revision 0.85 of the FB-DIMM Draft Specification. In the subsequent sections, step-by-step procedures are described to help you perform FB-DIMM measurements. Each measurement is described as a Method of Implementation (MOI). For further information, refer the Compliance checklists offered to JEDEC members at www.jedec.org.

2 FB-DIMM Compliance Measurements

Electrical Specifications for FB-DIMM are provided in Section 3 of the Draft Specification. Most of the measurements are available in the FB-DIMM Compliance Module.

2.1 Common Specifications between Transmitter and Receiver

The TX and RX PLLs shall obey the bandwidth and jitter peaking specifications in the following table for continuous transmission operation.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>F_PLL-3N_TO_RX</td>
<td>-3dB bandwidth</td>
<td>11</td>
<td>33</td>
<td>MHz</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>(3.2 and 4.0 Gb/s link speeds)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F_PLL-4N_TO_RX-4.6</td>
<td>-3dB bandwidth (4.8 Gb/s link speed)</td>
<td>11</td>
<td>22</td>
<td>MHz</td>
<td>2</td>
</tr>
<tr>
<td>JtPktXRX</td>
<td>Jitter Peaking</td>
<td>0.5</td>
<td>3</td>
<td>dB</td>
<td>3</td>
</tr>
</tbody>
</table>

NOTES:
1. This implies a natural frequency \( \omega \) range from 5.92-2\( \pi \) to 17.7-2\( \pi \) as assumed in Table 3-1.
2. This implies a natural frequency \( \omega \) range from 5.92-2\( \pi \) to 11.8-2\( \pi \) as assumed in Table 3-1.
3. This implies a damping factor \( \zeta \) of 0.54 as assumed in Table 3-1.
### 2.2 Differential Transmitter (TX) Output Specifications

See the Draft Specification for additional notes and a test definition.

**Table 2: Summary of Differential Transmitter Output Specifications (Sheet 1 of 2)**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{TX-DIFFP_{D,L}}$</td>
<td>Differential peak-to-peak output voltage for large voltage swing</td>
<td>900</td>
<td>1300</td>
<td>mV</td>
<td>$V_{TX-DIFFP_{D,L}} = 2 \cdot</td>
</tr>
<tr>
<td>$V_{TX-DIFFP_{D,R}}$</td>
<td>Differential peak-to-peak output voltage for regular voltage swing</td>
<td>800</td>
<td>mV</td>
<td>$V_{TX-DIFFP_{D,R}} = 2 \cdot</td>
<td>V_{TX,D+} - V_{TX,D-}</td>
</tr>
<tr>
<td>$V_{TX-DIFFP_{D,S}}$</td>
<td>Differential peak-to-peak output voltage for small voltage swing</td>
<td>520</td>
<td>mV</td>
<td>$V_{TX-DIFFP_{D,S}} = 2 \cdot</td>
<td>V_{TX,D+} - V_{TX,D-}</td>
</tr>
<tr>
<td>$V_{TX-CM,L}$</td>
<td>DC common code output voltage for large voltage swing</td>
<td>375</td>
<td>mV</td>
<td>Defined as: $V_{TX-CM} - DC_{avg}$ of $</td>
<td>V_{TX,D+} + V_{TX,D-}</td>
</tr>
<tr>
<td>$V_{TX-CM,S}$</td>
<td>DC common mode output voltage for small voltage swing</td>
<td>135</td>
<td>280</td>
<td>mV</td>
<td>Defined as: $V_{TX-CM} - DC_{avg}$ of $</td>
</tr>
<tr>
<td>$V_{TX-DE-3.5-Ratio}$</td>
<td>De-emphasized differential output voltage ratio for -3.5 dB de-emphasis</td>
<td>-3.0</td>
<td>-4.0</td>
<td>dB</td>
<td>1, 3, 4</td>
</tr>
<tr>
<td>$V_{TX-DE-6.0-Ratio}$</td>
<td>De-emphasized differential output voltage ratio for -6 dB de-emphasis</td>
<td>-5.0</td>
<td>-7.0</td>
<td>dB</td>
<td>1, 3, 4</td>
</tr>
<tr>
<td>$V_{TX-CM-ACP_{P,L}}$</td>
<td>AC peak-to-peak common mode output voltage for large swing</td>
<td>90</td>
<td>mV</td>
<td>$V_{TX-CM-ACP_{P,L}} = Max {V_{TX,D+} + V_{TX,D-}/2 - Min {V_{TX,D+} + V_{TX,D-}/2 }$ Measured as: Note 1 See also Note 5</td>
<td></td>
</tr>
<tr>
<td>$V_{TX-CM-ACP_{P,R}}$</td>
<td>AC peak-to-peak common mode output voltage for regular swing</td>
<td>80</td>
<td>mV</td>
<td>$V_{TX-CM-ACP_{P,R}} = Max {V_{TX,D+} + V_{TX,D-}/2 - Min {V_{TX,D+} + V_{TX,D-}/2 }$ Measured as: Note 1 See also Note 5</td>
<td></td>
</tr>
<tr>
<td>$V_{TX-CM-ACP_{P,S}}$</td>
<td>AC peak-to-peak common mode output voltage for small swing</td>
<td>70</td>
<td>mV</td>
<td>$V_{TX-CM-ACP_{P,S}} = Max {V_{TX,D+} + V_{TX,D-}/2 - Min {V_{TX,D+} + V_{TX,D-}/2 }$ Measured as: Note 1 See also Note 5</td>
<td></td>
</tr>
<tr>
<td>$V_{TX-IDLE-SE}$</td>
<td>Maximum single-ended voltage in E1 condition, DC + AC</td>
<td>50</td>
<td>mV</td>
<td>6, 7</td>
<td></td>
</tr>
<tr>
<td>$V_{TX-IDLE-SE,DC}$</td>
<td>Maximum single-ended voltage in E1 condition, DC only</td>
<td>20</td>
<td>mV</td>
<td>6, 7, 8</td>
<td></td>
</tr>
<tr>
<td>$V_{TX-IDLE-DIFFP_{P}}$</td>
<td>Maximum peak-to-peak differential voltage in E1 condition</td>
<td>40</td>
<td>mV</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>$V_{TX-SE}$</td>
<td>Single-ended voltage (w.r.t. VSS) on D+/D-</td>
<td>-75</td>
<td>750</td>
<td>mV</td>
<td>1, 9</td>
</tr>
</tbody>
</table>
### Table 2: Summary of Differential Transmitter Output Specifications (Sheet 2 of 2)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>( T_{TXE=MIN} )</td>
<td>Minimum TX eye width</td>
<td>0.7</td>
<td></td>
<td>UI</td>
<td>1, 10, 11</td>
</tr>
<tr>
<td>( T_{TX-D=DEC} )</td>
<td>Maximum TX deterministic jitter</td>
<td>0.2</td>
<td></td>
<td>UI</td>
<td>1, 10, 11, 12</td>
</tr>
<tr>
<td>( T_{TX-PULSE} )</td>
<td>Instantaneous pulse width</td>
<td>0.85</td>
<td></td>
<td>UI</td>
<td>13</td>
</tr>
<tr>
<td>( T_{TX-RISE} )</td>
<td>Differential TX output rise time</td>
<td>30</td>
<td></td>
<td>90 ps</td>
<td>Given by 20%-80% voltage levels. Measured as: Note 1</td>
</tr>
<tr>
<td>( T_{TX-FALL} )</td>
<td>Differential TX output fall time</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( R_{TX+} )</td>
<td>Mismatch between rise and fall times</td>
<td></td>
<td>20</td>
<td>ps</td>
<td></td>
</tr>
<tr>
<td>( RL_{TX-DIFF} )</td>
<td>Differential return loss</td>
<td>8</td>
<td></td>
<td>dB</td>
<td>Measured over 0.1 GHz to 2.4 GHz. See also Note 14</td>
</tr>
<tr>
<td>( RL_{TX-CM} )</td>
<td>Common mode return loss</td>
<td>6</td>
<td></td>
<td>dB</td>
<td>Measured over 0.1 GHz to 2.4 GHz. See also Note 14</td>
</tr>
<tr>
<td>( R_{TX} )</td>
<td>Transmitter termination resistance</td>
<td>41</td>
<td>55</td>
<td>( \Omega )</td>
<td></td>
</tr>
<tr>
<td>( R_{TX-MATCH-DC} )</td>
<td>D+/D- TX resistance difference</td>
<td>4</td>
<td></td>
<td>%</td>
<td>( R_{TX-MATCH-DC} = 2 \left( \frac{R_{TX-D} \cdot R_{TX-D}}{R_{TX-D} + R_{TX-D}} \right) ) Bounds are applied separately to high and low output voltage states</td>
</tr>
<tr>
<td>( L_{TX-SKEW 1} )</td>
<td>Lane-to-lane skew at TX</td>
<td>100</td>
<td></td>
<td>ps</td>
<td>16, 18</td>
</tr>
<tr>
<td>( L_{TX-SKEW 2} )</td>
<td>Lane-to-lane skew at TX</td>
<td>100</td>
<td></td>
<td>ps</td>
<td>16, 18</td>
</tr>
<tr>
<td>( T_{TX-DRIFT-RESYNC})</td>
<td>Maximum TX Drift (resync mode)</td>
<td>240</td>
<td>240</td>
<td>ps</td>
<td>19</td>
</tr>
<tr>
<td>( T_{TX-DRIFT-RESAMPLE})</td>
<td>Maximum TX Drift (resample mode only)</td>
<td>120</td>
<td>120</td>
<td>ps</td>
<td>19</td>
</tr>
<tr>
<td>BER</td>
<td>Bit Error Ratio</td>
<td></td>
<td></td>
<td>( 10^{-12} )</td>
<td>20</td>
</tr>
</tbody>
</table>

**NOTES:**
1. Specified at the package pins into a timing and voltage compliance test load. Common-mode measurements to be performed using a 101010 pattern.
2. The transmitter designer should not artificially elevate the common mode in order to meet this specification.
3. This is the ratio of the \( V_{TX-DIFF-PD} \) of the second and following bits after a transition divided by the \( V_{TX-DIFF-PD} \) of the first bit after a transition.
4. De-emphasis shall be disabled in the calibration state.
5. Includes all sources of AC common mode noise.
6. Single-ended voltages below that value that are simultaneously detected on D+ and D- are interpreted as the Electrical Idler condition.
7. Specified at the package pins into a voltage compliance test load. Transmitters must meet both single-ended and differential output EI specifications.
8. This specification, considered with \( V_{RX-IDLE-SC-D=DC} \), implies a maximum 15 mV single-ended DC offset between TX and RX pins during the electrical idler condition. This in turn allows a ground offset between adjacent FB-DIMM agents of 20 mV when worst-case termination resistance matching is considered.
9. The maximum value is specified to be at least \( \frac{V_{TX-DIFF-PD}}{4} + V_{TX-CM-L} + \frac{V_{TX-CM-AC-PD}}{2} \).
10. This number does not include the effects of SSO or reference clock jitter.
11. These timing specifications apply to resync mode only.
12. Defined as the dual-direction deterministic jitter as described in Section 4.
13. Pulse width measured at 0 V differential.
14. One of the components that contribute to the deterioration of the return loss is the ESD structure which needs to be carefully designed.
2.3 Differential Transmitter (TX) Compliance Eye Diagrams

Refer Section 3.3.1 of the Draft Specification for eye diagram definition.

Figure 1: Transmitter output eye specifications, with and without de-emphasis
### 2.4 Differential Receiver (RX) Input Specifications

See the Draft Specification for additional notes and test definitions.

**Table 3: Summary of Differential Receiver Input Specification (Sheet 1 of 2)**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{RX\text{-DIFFP}}$</td>
<td>Differential peak-to-peak input voltage</td>
<td>170</td>
<td>1300</td>
<td>mV</td>
<td>$V_{RX\text{-DIFFP}} = 2 \cdot</td>
</tr>
<tr>
<td>$V_{RX\text{-DIEP}}$</td>
<td>Maximum single-ended voltage for $E_i$ condition (AC + DC)</td>
<td>65</td>
<td>mV</td>
<td>2, 3, 4, 5</td>
<td></td>
</tr>
<tr>
<td>$V_{RX\text{-DIEP}}$</td>
<td>Maximum single-ended voltage for $E_i$ condition (DC only)</td>
<td>35</td>
<td>mV</td>
<td>2, 3, 4, 5, 6</td>
<td></td>
</tr>
<tr>
<td>$V_{RX\text{-DIFFP}}$</td>
<td>Maximum peak-to-peak differential voltage for $E_i$ condition</td>
<td>65</td>
<td>mV</td>
<td>3, 4, 5</td>
<td></td>
</tr>
<tr>
<td>$V_{RX\text{-SE}}$</td>
<td>Single-ended voltage (w.r.t. $V_{SS}$) on $D+$/$D-$</td>
<td>-300</td>
<td>900</td>
<td>mV</td>
<td>4</td>
</tr>
<tr>
<td>$V_{RX\text{-DIFFP}}$</td>
<td>Single-pulse peak differential input voltage</td>
<td>85</td>
<td>mV</td>
<td>4, 7</td>
<td></td>
</tr>
<tr>
<td>$V_{RX\text{-DIFFRATIO}}$</td>
<td>Amplitude ratio between adjacent symbols, $1100 \text{ mV} &lt; V_{RX\text{-DIFFP}} &lt;= 1300 \text{ mV}$</td>
<td>3.0</td>
<td>mV</td>
<td>4, 8</td>
<td></td>
</tr>
<tr>
<td>$V_{RX\text{-DIFFRATIO}}$</td>
<td>Amplitude ratio between adjacent symbols, $V_{RX\text{-DIFFP}} &lt;= 1100 \text{ mV}$</td>
<td>4.0</td>
<td>mV</td>
<td>4, 8</td>
<td></td>
</tr>
<tr>
<td>$T_{RX\text{-TJ-MAX}}$</td>
<td>Maximum RX inherent timing error</td>
<td>0.4</td>
<td>UI</td>
<td>4, 9, 10</td>
<td></td>
</tr>
<tr>
<td>$T_{RX\text{-LO}}$</td>
<td>Maximum RX inherent deterministic timing error</td>
<td>0.3</td>
<td>UI</td>
<td>4, 9, 10, 11</td>
<td></td>
</tr>
<tr>
<td>$T_{RX\text{-PW-ZC}}$</td>
<td>Single-pulse width at zero-voltage crossing</td>
<td>0.55</td>
<td>UI</td>
<td>4, 7</td>
<td></td>
</tr>
<tr>
<td>$T_{RX\text{-PW-ML}}$</td>
<td>Single-pulse width at minimum-level crossing</td>
<td>0.2</td>
<td>UI</td>
<td>4, 7</td>
<td></td>
</tr>
<tr>
<td>$T_{RX\text{-RISE}}$, $T_{RX\text{-FALL}}$</td>
<td>Differential RX input rise/fall time</td>
<td>50</td>
<td>ps</td>
<td>Given by 20%–80% voltage levels.</td>
<td></td>
</tr>
<tr>
<td>$V_{RX\text{-CM}}$</td>
<td>Common mode of the input voltage</td>
<td>120</td>
<td>400</td>
<td>mV</td>
<td>Defined as: $V_{RX\text{-CM}} = \frac{V_{RX\text{-DP}} + V_{RX\text{-DL}}}{2}$ Measured as: Note 1 See also Note 12</td>
</tr>
<tr>
<td>$V_{RX\text{-CM-AP}}$</td>
<td>AC peak-to-peak common mode of input voltage</td>
<td>270</td>
<td>mV</td>
<td>$V_{RX\text{-CM-AP}} = \max</td>
<td>V_{RX\text{-DP}} + V_{RX\text{-DL}}</td>
</tr>
<tr>
<td>$V_{RX\text{-CM-HERatio}}$</td>
<td>Ratio of $V_{RX\text{-CM-AP}}$ to minimum $V_{RX\text{-DIFFP}}$</td>
<td>45</td>
<td>%</td>
<td>13</td>
<td></td>
</tr>
<tr>
<td>RL$_{RX\text{-DIFF}}$</td>
<td>Differential return loss</td>
<td>0</td>
<td>dB</td>
<td>Measured over 0.1GHz to 2.4GHz. See also Note 14</td>
<td></td>
</tr>
<tr>
<td>RL$_{RX\text{-CM}}$</td>
<td>Common mode return loss</td>
<td>6</td>
<td>dB</td>
<td>Measured over 0.1GHz to 2.4GHz. See Also Note 14</td>
<td></td>
</tr>
<tr>
<td>Symbol</td>
<td>Parameter</td>
<td>Min</td>
<td>Max</td>
<td>Units</td>
<td>Comments</td>
</tr>
<tr>
<td>---------------</td>
<td>-----------------------------------------------</td>
<td>-----</td>
<td>-----</td>
<td>-------</td>
<td>--------------------------------------------------------------------------</td>
</tr>
<tr>
<td>$R_{RX}$</td>
<td>RX termination resistance</td>
<td>41</td>
<td>55</td>
<td>Ω</td>
<td></td>
</tr>
<tr>
<td>$R_{RX,match,DC}$</td>
<td>D+/D- RX resistance difference</td>
<td>4</td>
<td>%</td>
<td></td>
<td>$R_{RX,match,DC} = \frac{R_{RX,D+} \times R_{RX,D-}}{2 \times R_{RX,D+} + R_{RX,D-}}$</td>
</tr>
<tr>
<td>$L_{RX,PCB,SKRW}$</td>
<td>Lane-to-lane PCB skew at Rx</td>
<td>6</td>
<td>UI</td>
<td></td>
<td>Lane-to-lane PCB skew at the receiver that must be tolerated. See also Note 16</td>
</tr>
<tr>
<td>$T_{RX,DRIFT}$</td>
<td>Minimum RX Drift Tolerance</td>
<td>400</td>
<td>ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$F_{TRK}$</td>
<td>Minimum data tracking 3 dB bandwidth</td>
<td>0.2</td>
<td>MHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$T_{E-ENTRY_DETECT}$</td>
<td>Electrical idle entry detect time</td>
<td>60</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$T_{E-EXIT_DETECT}$</td>
<td>Electrical idle exit detect time</td>
<td>30</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BER</td>
<td>Bit Error Ratio</td>
<td>$10^{-12}$</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NOTES:
1. Specified at the package pins into a timing and voltage compliant test setup. Note that signal levels at the pad will be lower than at the pin.
2. Single-ended voltages below that value that are simultaneously detected on D+ and D- are interpreted as the Electrical Idle condition. Worst-case margins are determined by comparing EI levels with common mode levels during normal operation for the case with transmitter using small voltage swing. See Figure 3-16 and Figure 3-17.
3. Multiple lines need to detect the EI condition before the device can act upon the EI detection.
4. Specified at the package pins into a timing and voltage compliance test setup.
5. Receiver designers may implement either single-ended or differential EI detection. Receivers must meet the specification that corresponds to the implemented detection circuit.
6. This specification, considered with $V_{RX,DFFP,OFFSET}$, implies the maximum 15 mV single-ended DC offset between TX and RX pins during the electrical idle condition. This in turn allows a ground offset between adjacent FB-DIMM agents of 26 mV when worst-case termination resistance matching is considered.
7. See Figure 3-13 and Figure 3-14. The single-pulse mask provides sufficient signal energy for reliable RX reception. Each symbol must comply with both the single-pulse mask and the cumulative eye mask.
8. See Figure 3-15. The relative amplitude ratio limit between adjacent symbols prevents excessive inter-symbol interference in the Rx. Each symbol must comply with the peak amplitude ratio with regard to both the preceding and subsequent symbols.
9. This number does not include the effects of SSC or reference clock jitter.
10. This number includes setup and hold of the RX sampling flop.
11. Defined as the dual-dirac deterministic timing error as described in Section 4.
12. Allows for 15 mV DC offset between transmit and receive devices.
13. The received differential signal must satisfy both this ratio as well as the absolute maximum AC peak-to-peak common mode specification. For example, if $V_{RX,DFFP,OFFSET}$ is 200 mV, the maximum AC peak-to-peak common mode is the lesser of (200 mV * 0.45 = 90 mV) and $V_{RX,DFFP,OFFSET}$.
14. One of the components that contribute to the deterioration of the return loss is the ESD structure which needs to be carefully designed.
15. The termination small signal resistance: tolerance across voltages from 100 mV to 400 mV shall not exceed ± 5 Ω with regard to the average of the values measured at 100 mV and at 400 mV for that pin.
16. This number represents the lane-to-lane skew between TX and RX pins and does not include the transmitter output skew from the component driving the signal to the receiver. This is one component of the end-to-end channel skew in the AUI3 specification.
17. Measured from the reference clock edge to the center of an input eye. This specification must be met across specified voltage and temperature ranges for a single component. Drift rate of change is significantly below the tracking capability of the receiver.
18. This bandwidth number assumes the specified minimum data transition density. Maximum jitter at 0.2 MHz is 0.05 UI, see Section 4 for full jitter tolerance mask.
19. The specified time includes the time required to forward the EI entry condition.
20. BER per differential lane. Refer to Section 4 for a complete definition of Bit Error Ratio.
2.5 Receiver Compliance Eye Diagrams

See Section 3.4.1 of the Draft Specification for eye diagram definition.

Figure 2: Receiver input eye voltage and timing specifications
## 2.6 Reference Clock Specifications

See the Draft Specification for additional notes and test definitions.

Table 4: Summary of Reference Clock Input Specifications (Sheet 1 of 2)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{Refclk-3.2}$</td>
<td>Reference clock frequency @ 3.2 Gb/s (nominal 133.33 MHz)</td>
<td>126.67</td>
<td>139.40</td>
<td>MHz</td>
<td>1, 2, 3</td>
</tr>
<tr>
<td>$t_{Refclk-4.0}$</td>
<td>Reference clock frequency @ 4.0 Gb/s (nominal 166.67 MHz)</td>
<td>158.33</td>
<td>166.75</td>
<td>MHz</td>
<td>1, 2, 3</td>
</tr>
<tr>
<td>$t_{Refclk-4.8}$</td>
<td>Reference clock frequency @ 4.8 Gb/s (nominal 200 MHz)</td>
<td>190.00</td>
<td>200.10</td>
<td>MHz</td>
<td>1, 2, 3</td>
</tr>
<tr>
<td>$V_{max}$</td>
<td>Single-ended maximum voltage</td>
<td>1.15</td>
<td>V</td>
<td></td>
<td>4, 6</td>
</tr>
<tr>
<td>$V_{min}$</td>
<td>Single-ended minimum voltage</td>
<td>-0.3</td>
<td>V</td>
<td></td>
<td>4, 7</td>
</tr>
<tr>
<td>$V_{Refclk-diff-h}$</td>
<td>Differential voltage high</td>
<td>150</td>
<td>mV</td>
<td></td>
<td>5</td>
</tr>
<tr>
<td>$V_{Refclk-diff-l}$</td>
<td>Differential voltage low</td>
<td>-150</td>
<td>mV</td>
<td></td>
<td>5</td>
</tr>
<tr>
<td>$V_{cross}$</td>
<td>Absolute crossing point</td>
<td>250</td>
<td>550</td>
<td>mV</td>
<td>4, 8, 9</td>
</tr>
<tr>
<td>$V_{cross-delta}$</td>
<td>$V_{cross}$ variation</td>
<td>140</td>
<td>mV</td>
<td></td>
<td>4, 8, 10</td>
</tr>
<tr>
<td>$V_{Refclk-common}$</td>
<td>AC common mode</td>
<td>225</td>
<td>mV</td>
<td></td>
<td>11</td>
</tr>
<tr>
<td>ER_{Refclk-diff-\text{rise}}, ER_{Refclk-diff-\text{fall}}</td>
<td>Rising and falling edge rates</td>
<td>0.6</td>
<td>4.0</td>
<td>V/ns</td>
<td>5, 12</td>
</tr>
<tr>
<td>ER_{Refclk-Match}</td>
<td>% mismatch between rise and fall edge rates</td>
<td>20</td>
<td>%</td>
<td></td>
<td>5, 13</td>
</tr>
<tr>
<td>$T_{Refclk-DutyCycle}$</td>
<td>Duty cycle of reference clock</td>
<td>40</td>
<td>60</td>
<td>%</td>
<td>5</td>
</tr>
<tr>
<td>$V_{BB-diff}$</td>
<td>Ringback voltage threshold</td>
<td>-100</td>
<td>100</td>
<td>mV</td>
<td>5, 14</td>
</tr>
<tr>
<td>$T_{\text{Stable}}$</td>
<td>Allowed time before ringback</td>
<td>500</td>
<td>ps</td>
<td></td>
<td>5, 14</td>
</tr>
<tr>
<td>$I_{\text{CK}}$</td>
<td>Clock leakage current</td>
<td>-10</td>
<td>10</td>
<td>µA</td>
<td>15, 16</td>
</tr>
<tr>
<td>$C_{\text{CK}}$</td>
<td>Clock input capacitance</td>
<td>0.5</td>
<td>2.0</td>
<td>pF</td>
<td>16</td>
</tr>
</tbody>
</table>
Table 4: Summary of Reference Clock Input Specifications (Sheet 2 of 2)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>$G_{L,CLK,\Delta}$</td>
<td>Clock input capacitance delta</td>
<td>-0.25</td>
<td>0.25</td>
<td>pF</td>
<td>Difference between RefClk and RefClk# input capacitance</td>
</tr>
<tr>
<td>$\varpi_1$</td>
<td>Natural frequency PLL1</td>
<td>5.92 $\pi$</td>
<td></td>
<td>M rad/s</td>
<td>17, 18</td>
</tr>
<tr>
<td>$\zeta_1$</td>
<td>Damping factor PLL1</td>
<td>0.54</td>
<td>1.75</td>
<td></td>
<td>17</td>
</tr>
<tr>
<td>$\varpi_2$</td>
<td>Natural frequency PLL2</td>
<td></td>
<td>17.7 $2\pi$</td>
<td>M rad/s</td>
<td>17, 19</td>
</tr>
<tr>
<td>$\varpi_2-4.8$</td>
<td>Natural frequency PLL2</td>
<td></td>
<td>11.8 $2\pi$</td>
<td>M rad/s</td>
<td>17, 20</td>
</tr>
<tr>
<td>$C_2$</td>
<td>Damping factor PLL2</td>
<td>0.54</td>
<td>1.75</td>
<td></td>
<td>17</td>
</tr>
<tr>
<td>$T_D$</td>
<td>Transport delay</td>
<td></td>
<td>5</td>
<td>ns</td>
<td>17, 21</td>
</tr>
<tr>
<td>$N_{SAMPLE}$</td>
<td></td>
<td>10$^{12}$</td>
<td></td>
<td>periods</td>
<td>22</td>
</tr>
<tr>
<td>$T_{REF,JITTER,RMS}$</td>
<td>Reference clock jitter (rms), filtered</td>
<td>3.0</td>
<td></td>
<td>ps</td>
<td>23, 24</td>
</tr>
<tr>
<td>$T_{REF,JITTER,RMS-4.8}$</td>
<td>Reference clock jitter (rms), filtered</td>
<td>2.5</td>
<td></td>
<td>ps</td>
<td>23, 24</td>
</tr>
<tr>
<td>$T_{REF,JITTER,P-P}$</td>
<td>Reference clock jitter (peak-to-peak) due to spread spectrum clocking effects</td>
<td>30</td>
<td></td>
<td>ps</td>
<td></td>
</tr>
<tr>
<td>$T_{REF,JITTER-Delta}$</td>
<td>Reference clock jitter difference between adjacent AMBs</td>
<td>TBD</td>
<td></td>
<td>ps</td>
<td></td>
</tr>
</tbody>
</table>

NOTES:
1. The nominal reference clock frequency is determined by the data frequency of the link divided by 2 times the fixed PLL multiplication factor for the FB-DIMM channel (6:1) $f_{MHz} = 2000$ MHz for a 4.0Gbps FB-DIMM channel and so on.
2. Measured with SSC disabled. Enabling SSC will reduce the reference clock frequency as described in section Section 3.1.2.
3. Not all FB-DIMM agents will support all frequencies, compliance to the frequency specifications is only required for those data rates that are supported by the device under test.
6. Defined as the maximum instantaneous voltage including overshoot. See Figure 3-3.
7. Defined as the minimum instantaneous voltage including undershoot. See Figure 3-3.
8. Measured at the crossing point where the instantaneous voltage value of the rising edge of REFCLOCK+ equals the falling edge of REFCLOCK-. See Figure 3-3.
9. Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement. See Figure 3-3.
10. Defined as the total variation of all crossing voltages of rising REFCLOCK+ and falling REFCLOCK-. This is the maximum allowed variance in for any particular system. See Figure 3-4.
Methods of Implementation

11. The majority of the reference clock AC common mode occurs at high frequency (i.e., the reference clock frequency).

12. Measured from -150 mV to +150 mV on the differential waveform. The signal must be monotonic through the measurement region for rise and fall time. The 300 mV measurement window is centered on the differential 0 V crossing. See Figure 3-5.

13. Edge rate matching applies to rising edge rate for REFCLK+ and falling edge rate for REFCLK-. It is measured using a ±75 mV window centered on the median cross point where REFCLK+ rising meets REFCLK- falling. The median crosspoint is used to calculate the voltage thresholds the oscilloscope uses for the edge rate calculations. The rising edge rate of REFCLK+ should be compared to the falling edge rate of REFCLK-. The maximum allowed difference should not exceed 20% of the slowest edge rate. See Figure 3-6.

14. See Figure 3-7. Table 3.4.1 lists the time the differential clock must maintain a minimum ±150 mV differential voltage after rising / falling edges before it is allowed to drop back into the ±100 mV differential range.

15. Measured with a single-ended input voltage of ±1 V.

16. Applies to RefClk and RefClk#.

17. This parameter is not a direct clock output parameter; it is indirectly determined by the clock output parameter $T_{REF\_JITTER}$.

18. Implies ±3 dB bandwidth of 11 MHz and jitter peaking of 3 dB.

19. Implies ±3 dB bandwidth of 33 MHz and jitter peaking of 3 dB.

20. Implies ±3 dB bandwidth of 22 MHz and jitter peaking of 3 dB.

21. The net transport delay is the difference in time of flight between associated data and clock paths. The data path is defined from the reference clock source, through the TX, to data arrival at the data sampling point in the RX. The clock path is defined from the reference clock source to clock arrival at the same sampling point. See Figure 3-8. The path delays are caused by copper trace routes, on-chip routing, off-chip buffering, etc. They include the time-of-flight of interconnects or other clock adjustment mechanisms. They do not include the phase delays caused by finite PLL loop bandwidth because these delays are modeled by the PLL transfer functions.

22. Direct measurement of phase jitter records over $N_{SAMPLE}$ periods may be impractical. It is expected that the jitter will be measured over a smaller, yet statistically significant, sample size and the total jitter at $N_{SAMPLE}$ samples extrapolated from an estimate of the sigma of the random jitter components. For details on this measurement, refer to Section 3.6.

23. Measured with SSC enabled on reference clock generator.

24. As 'measured' after the phase jitter filter. This number is separate from the receiver jitter budget that is defined by the

$T_{RX\_JITTER}$ Parameters.
3 Preparing to Take Measurements

3.1 Required Equipment

The following equipment is required to take measurements:

- TDS6604B/DPO70604/DSA70604 or TDS6804B/DPO70804/DSA70804 or TDS7704B or TDS6124C or TDS6154C oscilloscope with the RT-Eye software (Opt. RTE- version 2.0) and FB-DIMM Compliance Module (FBD) installed.

- Probes – probing configuration is MOI specific. Refer to each MOI for correct probe configuration.

- Test fixture –
  2. **TDSN4238B** – Slot Parametric fixture is available through Tektronix.
  3. **New Intel DLB fixture** – Contact Intel

3.2 Probing Options for Transmitter testing

The first step is to probe the link. Currently, the FB-DIMM specifications have defined the ball of the AMB as the test point.

**Note:** Work is underway in the JEDEC standards committee to define CEM specifications. Tektronix provided FBD module masks and test points are as per JEDEC standards. We also have added new masks and new test points to be used with TDSN4238B and Intel’s DLB fixture (based on Intel’s FBD SIG test masks). As and when the CEM specifications are defined by JEDEC, we will update our masks and test points in our FBDIMM module.

3.2.1 SMA Connection

1. **Two TCA-SMA inputs using SMA cables (Ch1) and (Ch3)**
   - The differential signal is created by the RT-Eye software from the math waveform Ch1-Ch3. The Common mode AC measurement is also available in this configuration from the common mode waveform (Ch1+Ch3)/2. This probing technique requires breaking the link and terminating into a 50 Ω/side termination of the oscilloscope. While in this mode, the FB-DIMM Serdes will transmit the compliance test pattern (IBIST Pattern) to maximize data.
dependent jitter. Ch-Ch de-skew is required as two channels are used. This configuration does not compensate for cable loss in the SMA cables. The measurement reference plane is at the input of the TCA-SMA connectors on the oscilloscope. Any cable loss should be measured and entered into the vertical attenuation menu for accurate measurements at the SMA Cable attachment point.

2. **One P7380SMA differential active probe (Ch1). (Only useful for 3.2 Gb/s data rate)**

   The differential signal is measured across the termination resistors inside the P7380SMA probe. This probing technique requires breaking the link. While in this mode, the FB-DIMM Serdes will transmit the compliance test pattern to maximize data dependent jitter. Matched cables are provided with the P7380 probe to avoid introducing de-skew into the system. Only one channel of the oscilloscope is used. The P7380SMA provides a calibrated system at the Test Fixture attachment point, eliminating the need of compensating for cable loss associated with the probe configuration A.
3.2.2 AMB Ball connection

3. Two active probes (Ch1) and (Ch3)
The differential signal is created by the RT-Eye software from the math waveform Ch1-Ch3. The Common mode AC measurement is also available in this configuration from the common mode waveform (Ch1+Ch3)/2. This probing technique can be used for either a live link that is transmitting data, or a link that is terminated into a “dummy load.” In both the cases, the single-ended signals should be probed as close as possible to the termination resistors on both sides with the shortest ground connection possible. Ch-Ch de-skew is required because two channels are used.

4. One P7380 (3.2 Gb/s data rate only)/P7313 Differential probe (Ch1)
The differential signal is measured directly across the termination resistors. This probing technique can be used for either a live link that is transmitting data, or a link terminated into a “dummy load.” In both cases, the signals should be probed as close as possible to the termination resistors. De-skew is not necessary as a single channel is used.
3.3 Initial Oscilloscope Setup

After connecting the Device Under Test (DUT), follow the proper probing configuration for the test. Click the DEFAULT setup button and the AUTOSET to display the serial data bit stream.

3.4 Running the RT-Eye Software

1. Go to File> Run Application> RT-Eye Serial Compliance and Analysis. For B and C series oscilloscopes, select App>RT-Eye …. Please refer to the OLH.

![Figure 3: Default menu of the RT-Eye software](image)

Figure 3 shows the oscilloscope display. The default mode of the software is the Serial Analysis module (Opt. RTE-Version 2.0). This software is intended for generalized Serial Data analysis on 8B/10B encoded copper links.
Methods of Implementation

2. Select the FB-DIMM Compliance Module from the Modules pull-down list.

![Figure 4: Choosing FB-DIMM Compliance Module](image)

**Note:** If FB-DIMM does not appear in the list, the FB-DIMM Compliance Module (Opt. FBD) has not been installed.

The rest of this MOI document details use of the FB-DIMM Compliance Module to perform electrical compliance measurements.

For additional information about the FB-DIMM Compliance Module, refer to the online help, which is available in the Help Menu for the RT-Eye software.

3.5 Clock Recovery

Second-order PLL is used. Refer to section 2.X of Common Specifications between TX and RX in the Draft Specifications. Also refer to Table 1 of this MOI. (Serial analysis has several CDRs. You can configure the CDR in the SA module to be exactly the same as that in FB-DIMM.)

4 FB-DIMM Receiver (RX) Compliance Testing

This section provides the Methods of Implementation (MOIs) for Receiver tests using a Tektronix real-time oscilloscope, probes, the RT-Eye compliance software solution (version 2.0), and with the Tektronix test fixture - NEX-TDSFBDP / TDSN4238B Slot parametric test fixture/Intel’s new DLB fixture.


The TDSN4238B is available with Tektronix and the Intel’s new DLB fixture is available with Intel.
4.1 Probing the Link for RX Compliance

Use probing configuration (B or D) to probe the link differentially at a point close to the pins of the receiver device.

This method (using the Tektronix NEX-TDSFBDP FBD scope probe kit and P7313 probes) of probing at the ball of the RX AMB:

- Is the only direct method of testing the eye opening at the receiver.
- Includes all segments of the transmission channel: TX board loss, Connector Loss (both TX and RX side), and RX board loss.
- Both Common Mode and Differential Mode measurements can be made directly. This method indirectly assures Slot Connector Compliance if a compliant standard blank DIMM Module is used as the test vehicle.
- The NEX-TDSFBDP test fixtures provide the flexibility to perform Differential and Common Mode measurements. This test fixture consists of four blank DIMMs with ten probe tip clip connectors and termination resistors. The user can solder up to three probe tip clip connectors to the relevant South Bound Receiver lanes on one blank DIMM and test a maximum of three FB-DIMM South Bound lines. The user can also configure the NEX-TDSFBDP test fixture to test the remaining seven South Bound lanes or Reference Clock.

![Figure 5: NEX-TDSFBDP test fixture](image)

Alternatively, use probing configuration A or C using Ch1 and Ch3 inputs of an oscilloscope (using either TDSN4238B/Intel’s DLB fixture) that has 40 GS/s sample rate available on two channels (only TDS6124C and TDS6154C series).

4.2 Running a Complete RX Compliance Test

The MOIs for each RX test are documented in the following sections. All RX measurements can be selected and run simultaneously with the same acquisition. To perform a compliance test of all receiver measurements:

1. In the FBDIMM module, set the Bit Rate to 3.2 Gb/s, 4.0 Gb/s or 4.8 Gb/s.
2. Select **Receiver or Receiver Platform (SSC on/off)** from the Test Point pull-down list.

**Note:** The Receiver Platform (SSC on/off) selection is not available for the 4.8 Gb data rate.
3. When you select Receiver Platform test point, the masks and limits are based on SIG Test 2.2 version and not as per FBDIMM standards.

Figure 6a: Measurements select menu setup for Receiver test point as per FBDIMM spec

Figure 6b: Measurements select menu setup for Receiver Platform test point with SSC off when tested using the TDSN4238B/Intel’s DLB fixture

Figure 6c: Measurements select menu setup for Receiver Platform test point with SSC on when tested using the TDSN4238B/Intel’s DLB fixture

Fully Buffered DIMM (FB-DIMM)
4. Select Differential or Single-Ended as the Probe Type depending on your probe configuration.

5. Click **Select Required** to ensure that tests which have limits in FBDIMM spec or SIG Test 2.2 are selected.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol(s)</th>
<th>Selection in Measurement &gt; Select Menu</th>
<th>Results in Measurement Results Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>Differential peak-peak input Voltage</td>
<td>VRX-DIFFp-p</td>
<td>Differential voltage</td>
<td>Diff peak Vol (max)</td>
</tr>
<tr>
<td>Maximum RX Inherent timing error</td>
<td>TRX-TJ-MAX</td>
<td>Jitter@BER</td>
<td>Jitter Total (Tj) max</td>
</tr>
<tr>
<td>Maximum RX Inherent deterministic timing error</td>
<td>TRX-DJ-DD</td>
<td>Jitter@BER</td>
<td>Jitter Determ (Dj) max</td>
</tr>
<tr>
<td>Differential Rx input Rise/Fall Time</td>
<td>TRX-RISE, TRX-FALL</td>
<td>Rise Time, Fall Time</td>
<td>Rise Time (min), Fall Time (min)</td>
</tr>
<tr>
<td>Common Mode of Input Voltage</td>
<td>VRX-CM</td>
<td>DC CM Voltage</td>
<td>CM Volt (max)</td>
</tr>
<tr>
<td>AC peak to peak common Mode of input Voltage</td>
<td>VRX-CM-ACp-p</td>
<td>AC CM Voltage</td>
<td>AC CM Volt(max)</td>
</tr>
</tbody>
</table>

6. Click **Configure** to access the Configuration menus and to set up Signal Source.

7. Click **Autoset** to auto set signal and reference levels.

8. Click **Start** and choose between single run or continue run.

Figure 7a shows the result of a Receiver Compliance test on a signal that passes all receiver tests as per FBDIMM specs. **Note:** A combined eye is rendered as per FBDIMM specs.

Figure 7b shows the result of a Receiver Compliance test (SSC On/Off) on a signal that passes all receiver tests when tested using the TDSN4238B/Intel’s DLB fixture. **Note:** A transition eye and Non-Transition eye are rendered as per SIG Test 2.2.
Figure 7a: Result of completed receiver compliance test as per FBDIMM spec
Methods of Implementation

Figure 7b: Result of completed receiver platform compliance test (SSC On/Off) when tested using TDSN4238B/Intel's DLB fixture

4.2.1 RX Differential Pk-Pk Input Voltage MOI

Test Definition Notes from the draft FBDIMM Specification:

\[ V_{RX-DIFFp-p} = 2|V_{RX-D+} - V_{RX-D-}| \]

- Specified at the measurement point and measured over the entire data. The test load in Figure 1-1 (Draft Specification) should be used as the RX device while taking measurements. Also refer to the receiver compliance eye diagram shown in Figure 3-12 (Draft Specification).

\[ V_{RX-DIFFp-p} \] (Differential Input Pk-Pk Voltage) is defined in Table 3-4 (Draft Specification). Differential Pk-Pk Voltage characteristics are: Maximum = 1.3 V and Minimum = 0.170 V. This measurement is solved by two measurements: Differential Peak Voltage and Eye Height measurement.
Test Procedure:
Follow the procedure in Section 5.3.1 (of this MOI), ensuring that Differential Voltage is selected in the Measurements> Select menu.

PASS Condition:

\[ V_{RX-DIFFp-p} < 1.3 \text{ V and } 170 \text{ mV < Eye Height} \]

Measurement Algorithm:
Refer to section 5.3.1 of this MOI document for Differential Voltage measurement and Eye Height measurement algorithms.

Note: For receiver testing, Eye Height is measured on all UIs. There is no separate Eye Height for Transition bits measurement and Non-Transition bits measurement

4.2.2 Minimum RX Eye Width MOI

Test Definition Notes from the draft FBDIMM Specification:
- The maximum interconnect media and transmitter jitter that can be tolerated by the receiver can be derived as \( T_{RX-MAX-JITTER} = 1 - T_{RX-EYE} = .6UI \). T_RX-TJ_MAX in Table 3-4 is 0.4 UI. You can derive from it to get T_RX-EYE.

- Specified at the measurement point and measured over the entire data. The test load in Figure 1-1 (Draft Specification) should be used as the RX device while taking measurements. Also refer to the receiver compliance eye diagram shown in Figure 3-12 (Draft Specification).

- A TJ = 0.4 UI provides for a total sum of deterministic and random jitter budget for the transmitter and interconnect.

Test Procedure:
Follow the procedure in Section 4.3 (Draft Specification), ensuring that Eye Width/Eye Height is selected in the Measurements> Select menu.

Measurement Algorithm:
Refer to section 3.4.1 and 4.8 of the Draft Specification for Eye Width measurement algorithm.

Note: When you select the Receiver platform (SSC on/off) test point, the minimum Eye width limit is based on the SIG Test 2.2 version and is different from the FBDIMM specification.
4.2.3 RX AC Common Mode Input Voltage MOI

Test Definition Notes from the draft FBDIMM Specification:

$$VRX - CM - AC = \frac{Max|VRX - D + +VRX - D|}{2} - \frac{Min|VRX - D + +VRX - D|}{2}$$

- Specified at the measurement point and measured over entire data. The test load in Figure 1-1 (Draft Specification) should be used as the RX device when taking measurements. Also refer to the receiver compliance eye diagram shown in Figure 3-12 (Draft Specification). $V_{RX-CM-ACp}$ (AC Peak Common Mode Input Voltage) is defined in Table 3-4 (Draft Specification).

**Limits:**

Maximum = 270 mV and the pass condition is $270 \text{ mV} > V_{RX-CM-ACp}$

**Test Procedure:**

Follow the procedure in Section 4.3 (Draft Specification), ensuring that **AC CM Voltage** is selected in the **Measurements > Select** menu.

**Note:** AC CM voltage is available only when you select Single-ended probe type.

**Measurement Algorithms:**

This measurement is made over the entire data defined in Section 3.4 (Draft Specification).

**AC CM Pk Voltage Measurement:**

The AC Common Mode Pk Voltage measurement returns the peak-to-peak value of common mode (Peak-to-peak value is not affected by DC).

4.2.4 RX DC Common Mode Input Voltage MOI

Test Definition Notes from the Specification:

$$VRX - CM = DC(avg)of\frac{|VRX - D + +VRX - D|}{2}$$

- Specified at the package pins into a timing and voltage compliant test load. Note that the signal levels at the pad will be lower than at the pin.

**Limits:**

Maximum = 400mV and Minimum = 120mV
Methods of Implementation

Test Procedure:
Follow the procedure in Section 4.3 (Draft Specification), ensuring that **DC CM Voltage** is selected in the **Measurements> Select** menu (Note: DC CM Voltage is only available when you select Single-Ended probe type.)

Measurement Algorithms:
This measurement is made over the entire data defined in Section 3.4 (Draft Specification).

The DC Common Mode measurement:
The DC Common Mode measurement returns the DC Average of the Common Mode Voltage waveform.

4.2.5 RX Waveform Eye Diagram Mask Test MOI

Test Definition Notes from the Specification:
- The RX eye diagram in Figure 3-12 (Draft Specification) is specified using the passive compliance/test measurement load (see Figure 1-1, Draft Specification) in place of any real FB-DIMM RX component.

**Note:** In general, the minimum Receiver eye diagram measured with the compliance/test measurement load (see Figure 1-1, Draft Specification) will be larger than the minimum Receiver eye diagram measured over a range of systems at the input receiver of any real FB-DIMM component. The degraded eye diagram at the input receiver is due to traces internal to the package as well as silicon parasitic characteristics, which cause the real FB-DIMM component to vary in impedance from the compliance/test measurement load. The input receiver eye diagram is implementation specific and is not specified. The RX component designer should provide additional margin to adequately compensate for the degraded minimum receiver eye diagram (shown in Figure 3-12, Draft Specification) expected at the input receiver based on some adequate combination of system simulations and the return loss measured looking into the RX package and silicon.

- The RX Eye diagram must be aligned in time using the jitter median to locate the center of the eye diagram.

- The Eye diagram must be valid for the entire data.

Test Procedure:
Follow the procedure in Section 4.3 (Draft Specification), ensuring that **Eye Width /Eye Height** is selected in the **Measurements> Select** menu.
**Measurement Algorithm:**

This measurement is made over the entire data defined in Section 3.4 (Draft Specification).

The acquisition points are compared to the mask geometry (defined in Figure 4.24, Draft Specification) and mask collisions are reported as Mask Hits in the Measurement Results area.

If Mask Hits > 0, then a failure is indicated in the Measurement Results table.

**Note:** When you select Receiver Platform (SSC on/Off) test point, the Eye mask coordinates are as per SIG Test 2.2 version and are different from the FBDIMM Receiver mask coordinates.

**4.2.6 RX Input Rise/Fall Time test MOI**

**Test Definition Notes from the Specification:**

- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 1.1 (Draft Specification) and measured over the entire data. Also refer to the Receiver compliance (Draft Specification).

- Measured between 20-80% at Receiver pins into a test load as shown in Figure 1.1 (Draft Specification) for both \( V_{RX-D+} \) and \( V_{RX-D-} \)

\[ T_{RX-RISE}, T_{RX-FALL} \] (D+/D- RX output Rise/Fall Time) is defined in Table 3-3 (Draft Specification).

**Limits (specified only at Receiver pins compliance point):**

Minimum = 50ps.

**Test Procedure:**

Follow the procedure in Section 4.3 (Draft Specification), ensuring that **Rise Time** and **Fall Time** are selected in the **Measurements > Select** menu.

**Measurement Algorithm:**

This measurement is made over the entire duration of RX test pattern defined in Section 4 (Draft Specification).

Rise/Fall time is limited to rising or falling edges of consecutive transitions for transmitter measurements. (Even for single-ended, the differential waveform is computed and then the rise/fall measurement performed.)

**Note:** Change the following descriptions to differential waveform only.
**Rise Time:** The Rise Time measurement is the time difference between when the $V_{REF-HI}$ reference level is crossed and the $V_{REF-LO}$ reference level is crossed on the rising edge of the waveform.

$$t_{RISE}(n) = t_{HI+}(i) - t_{LO+}(j)$$

Where:

- $t_{RISE}$ is a Rise Time measurement
- $t_{HI+}$ is a set of $t_{HI}$ only for rising edges
- $t_{LO+}$ is a set of $t_{LO}$ only for rising edges
- $i$ and $j$ are indexes for nearest adjacent pairs of $t_{LO+}$ and $t_{HI+}$
- $n$ is the index of rising edges in the waveform

**Fall Time:** The Fall Time measurement is the time difference between when the $V_{REF-HI}$ reference level is crossed and the $V_{REF-LO}$ reference level is crossed on the falling edge of the waveform.

$$t_{FALL}(n) = t_{LO-}(i) - t_{HI-}(j)$$

Where:

- $t_{FALL}$ is a Fall Time measurement
- $t_{HI-}$ is set of $t_{HI}$ only for falling edge
- $t_{LO-}$ is set of $t_{LO}$ only for falling edge
- $i$ and $j$ are indexes for nearest adjacent pairs of $t_{LO-}$ and $t_{HI-}$
- $n$ is the index of falling edges in the waveform

### 4.2.7 RX Tj Test MOI

**Test Definition Notes from the Specification:**

Trx-Tj-Max Maximum receiver inherent timing error (Jitter)

Specified at the package pins into a timing and voltage compliance test load.

This value does not include the effects of SSC or ref clk jitter.

This includes the setup and hold of receiving sampling clock.

**Limits:**

Maximum = 0.4 UI
**Test Procedure:**

Follow the procedure in Section 4.3 (Draft Specification), ensuring that Jitter@BER is selected in the Measurements> Select menu.

**Measurement Algorithm:**

Total jitter is usually comprised of both random and deterministic components. In general, the DJ component has its own PDF (Probability Distribution function), and the combined total jitter PDF is a convolution of the DJ and RJ PDF’s. The Rx-Tj is estimated by equivalently deriving the CDF (Cumulative Distribution Function) at measured points and extrapolating to a BER < 10⁻⁹, such that a device exceeding the TJ specification is identified with a 99.7% confidence interval.

**Note:** When you select Receiver Platform (SSC on/off) test point, TIE pk-pk jitter value is calculated based on the SIG Test 2.2 version and is different from the FBDIMM Receiver specifications for Jitter.
4.2.8 RX Dj Test MOI (Using Dual-Dirac Method)

Test Definition Notes from the Specification:

- This is the Maximum inherent deterministic timing error (Jitter) specified at the package pins into a timing and voltage compliance test load.

- This value does not include the effects of SSC or ref clk jitter.

- This includes the setup and hold of receiving sampling clock.

- Defined as the Dual-Dirac timing error.

**Limits:**

Maximum = 0.3 UI

Test Procedure:

Follow the procedure in Section 4.3 (Draft Specification), ensuring that Jitter@BER is selected in the Measurements> Select menu.

Measurement Algorithm:

The DJ PDF is defined as a pair of Dirac delta functions (Dual-Dirac). The Dual-Dirac model is assumed for system. The Dual-Dirac description is merely the linearization of the CDF (Cumulative Distribution Function) at a particular BER. Since the CDF has two sides, this linearization is performed twice, and the result is then combined. The Rx-Dj is estimated by equivalently deriving the CDF at measured points and extrapolating to a BER < 10^-9, such that a device exceeding the DJ specification is identified with a 99.7% confidence interval.
5 FB-DIMM Transmitter (TX) Compliance Testing

This section provides the Methods of Implementation (MOIs) for Transmitter tests using a Tektronix real-time oscilloscope, probes, and the RT-Eye compliance software with FB-DIMM (FBD) Module.

5.1 Probing the Link for TX Compliance

Use probing configuration (B or D) to probe the link differentially at a point close to the pins of the receiver device.

Alternatively, use probing configuration (A or C) using the Ch1 and Ch3 inputs of an oscilloscope that has a 40 GS/s sample rate available on two channels along with an SMA break-out fixture or TDSN4238B/Intel’s DLB test fixture (TDS6124C and TDS6154C Series).

Since probing at the ball of the TX AMB is not practical, you can use an SMA break-out fixture or a JEDEC approved parametric fixture (TDSN4238B) or the new Intel DLB test fixture to test the TX points. However use care about the following when you use an SMA break-out fixture or a JEDEC approved parametric fixture:

- Compensation of all the losses: a.) Transmission channel; TX board loss, b.) Connector Loss (both TX and RX side), and c.) RX board losses are taken into consideration.
- Pseudo-differential measurements should be performed carefully and channel deskew plays an important role.

5.1.1 TX Compliance Test Load

The compliance test load for Transmitter compliance is shown in Figure 8.

Figure 8: Transmitter Compliance Test Load
5.2 Running a TX Compliance Test

The only test point defined in the FB-DIMM specifications, for the TX Compliance Test is the TX pins on the ball of the AMB. You can use the SMA break-out test fixture or the JEDEC test fixture (measures at the connector and not at the ball of the AMB) if it is available. Care should be taken to ensure that the test fixture does not add losses to the FB-DIMM signals. The test point that will be defined by the transmitter test in the FB-DIMM Compliance Module is defined at installation of Version 2.0 of the RT-Eye software. Version 2.0 supports only the Transmitter Pins Compliance point. Refer to section 3.2 for more information on installing the proper test point. The transmitter data rates can be 3.2 GB/s, 4.0 Gb/s, or 4.8 Gb/s. Each of these rates can have three voltage swing settings and in each voltage swing setting you can have three de-emphasis levels. The following table provides the details:
## Table 6: Transmitter test point details

<table>
<thead>
<tr>
<th>Specification Select</th>
<th>Rate Select</th>
<th>Test Point Select</th>
<th>Swing</th>
<th>Do Emphasis</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rev 0.85 Dec 15, 2005</td>
<td>3.2Gb/s</td>
<td>Transmitter</td>
<td>Large</td>
<td>No Do Emphasis -3.5dB -6.0dB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Regular</td>
<td>No Do Emphasis -3.5dB -6.0dB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Small</td>
<td>No Do Emphasis -3.5dB -6.0dB</td>
</tr>
<tr>
<td>Rev 0.85 Dec 15, 2005</td>
<td>4.0Gb/s</td>
<td>Transmitter</td>
<td>Large</td>
<td>No Do Emphasis -3.5dB -6.0dB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Regular</td>
<td>No Do Emphasis -3.5dB -6.0dB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Small</td>
<td>No Do Emphasis -3.5dB -6.0dB</td>
</tr>
<tr>
<td>Rev 0.85 Dec 15, 2005</td>
<td>4.0Gb/s</td>
<td>Transmitter</td>
<td>Large</td>
<td>No Do Emphasis -3.5dB -6.0dB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Regular</td>
<td>No Do Emphasis -3.5dB -6.0dB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Small</td>
<td>No Do Emphasis -3.5dB -6.0dB</td>
</tr>
<tr>
<td>Intel Sigtest</td>
<td>3.2Gb/s</td>
<td>Transmitter DIMM</td>
<td>Large</td>
<td>No Do Emphasis -3.5dB -6.0dB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Regular</td>
<td>No Do Emphasis -3.5dB -6.0dB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Small</td>
<td>No Do Emphasis -3.5dB -6.0dB</td>
</tr>
<tr>
<td>Intel Sigtest</td>
<td>4.0Gb/s</td>
<td>Transmitter DIMM</td>
<td>Large</td>
<td>No Do Emphasis -3.5dB -6.0dB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Regular</td>
<td>No Do Emphasis -3.5dB -6.0dB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Small</td>
<td>No Do Emphasis -3.5dB -6.0dB</td>
</tr>
</tbody>
</table>
The MOI for each of the Transmitter tests is documented in the following sections. All Transmitter measurements can be selected and run simultaneously with the same acquisition. To perform a compliance test of all transmitter measurements:

1. In the **Measurements > Select** menu (Figure 9a), select **Bit rate** (3.2/4.0/4.8 Gb/s).

2. Click **Transmitter (small/regular/large) or Transmitter DIMM** from the **Test Point** pull-down list. **Note:** Transmitter DIMM selection is not available for 4.8 Gb data rate.

3. Select **Single-Ended** (probe configurations A & C defined in Section 3) or **Differential** (Probe configurations B & D defined in Section 3) as the **Probe Type** depending on your probe configuration.

4. Click **Configure** to access the Configuration menus and set up the Signal Source. Click Select to return to the **Measurements > Select** menu.
5. Click the desired measurements or click **Select Required**. Note: When you select Transmitter DIMM Test Point and when “select required” is clicked only Eye width/Eye height, Differential voltage and TIE Jitter tests are selected.

### Table 7: Measurement Select/Result Cross Reference (Transmitter Test Points)

<table>
<thead>
<tr>
<th>Parameter to measure</th>
<th>Symbol(s)</th>
<th>Selection in Measurement &gt; Select Menu</th>
<th>Results in Measurement Results Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>Differential p-p TX voltage swing</td>
<td><strong>VTX-DIFFp-p_S</strong></td>
<td>Differential Voltage</td>
<td>Diff Peak Volt (Max)</td>
</tr>
<tr>
<td>De-emphasized output voltage ratio</td>
<td><strong>VTX-DE-3.5-Ratio</strong></td>
<td>De-Emphasis</td>
<td>De-Emphasis (Mean)</td>
</tr>
<tr>
<td>Max SE Voltage in El condition</td>
<td><strong>VTX-IDLE-SE</strong></td>
<td>Not supported in RT-Eye FBDIMM module</td>
<td></td>
</tr>
<tr>
<td>Max SE Voltage in El condition DC only</td>
<td><strong>VTX-IDLE-SE-DC</strong></td>
<td>Not supported in RT-Eye FBDIMM module</td>
<td></td>
</tr>
<tr>
<td>Minimum TX Eye width</td>
<td><strong>TTX-Eye-MIN</strong></td>
<td>Eye Width</td>
<td>Eye Width (Min)</td>
</tr>
<tr>
<td>Instantaneous Pulse width</td>
<td><strong>TTX-PULSE</strong></td>
<td>Jitter@BER</td>
<td>Jitter determ(Dj) Max</td>
</tr>
<tr>
<td>Max Tx Deterministic jitter</td>
<td><strong>TTX-DJ-DD</strong></td>
<td>For Gen1: TIE Jitter</td>
<td>Gen1: TIE Jitter (Min) or TIE Jitter (Max); whichever value has the maximum deviation from the Median.</td>
</tr>
<tr>
<td>Differential TX output rise/fall Time</td>
<td><strong>TTX-RISE, TTX-FALL</strong></td>
<td>Rise Time</td>
<td>Rise Time (Max,Min)</td>
</tr>
<tr>
<td>AC p-p common mode output voltage</td>
<td><strong>VTX-CM-ACp-p L</strong></td>
<td>AC CM Voltage</td>
<td>AC CM Voltage (Max)</td>
</tr>
<tr>
<td>DC common mode output voltage</td>
<td><strong>VTX-CM_L, VTX-CM_S</strong></td>
<td>DC CM Voltage</td>
<td>CM Voltage(Max)</td>
</tr>
</tbody>
</table>

6. Click **Autoset** to auto set signal and reference levels.
7. Click **Start**.
Figure 10 shows the result of a Transmitter Compliance test on a signal that passes the transmitter tests at TX compliance test points.

**Figure 10a:** Result of a completed compliance test at the transmitter pins as per FB-DIMM specifications
Methods of Implementation

Figure 10b: Result of a completed compliance test on selecting transmitter DIMM test point while using the TDSN4238B/Intel DLB fixture

5.2.1 TX Differential Pk-Pk Output Voltage MOI

Test Definition Notes from the Specification:

\[ V_{TX-\text{DIFFp-p}} = 2 |V_{TX-D+} - V_{TX-D-}| \]

- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 1-1 (Draft Specification) and measured over entire TX test pattern as specified in section 4 of the draft specification. Also refer to the transmitter compliance eye diagram shown in Figure 3-9 (Draft Specification).

\[ V_{TX-\text{DIFFp-p}} \] (Differential Output Pk-Pk Voltage) is defined in Table 3-3 (Draft Specification). Differential Pk-Pk Voltage characteristics are:

Maximum = 1.3 V and
Methods of Implementation

Minimum = 0.90 V (large swing).

or

Minimum = 0.80V (medium swing).

or

Minimum = 0.520V (small swing).

This measurement is solved by two measurements - Differential Peak Voltage measurement and Eye Height: Transition bits measurement. Select Differential Voltage and Eye Width/Eye Height, to get five measurements: Eye Height, Eye Height: Transition bits, Eye Height: Non-Transition bits, Eye Width and Differential Peak Voltage.

Test Procedure:

Follow the procedure in Section 4.4 (Draft Specification), ensuring that Differential Voltage and Eye Width/Eye Height are selected in the Measurements> Select menu.

Pass Condition:

Transmitter Pins Compliance Test Point:

Large Voltage Swing:

Transition Bit: \( V_{\text{TX-DIFF}^p} < 1.3 \text{ V and } 0.900 \text{ V < Eye Height (No de-emphasis)}. \)

Non-Transition Bit: \( V_{\text{TX-DIFF}^p} < 1.3 \text{ V and } 0.567 \text{ V < Eye Height (-3.5 dB de-emphasis)}. \)

Non-Transition Bit: \( V_{\text{TX-DIFF}^p} < 1.3 \text{ V and } 0.402 \text{ V < Eye Height (-6.0 dB de-emphasis)}. \)

Regular Voltage Swing:

Transition Bit: \( V_{\text{TX-DIFF}^p} < 1.3 \text{ V (Not in the table 3-3 in spec) and } 0.800 \text{ V < Eye Height (No de-emphasis)}. \)

Non-Transition Bit: \( V_{\text{TX-DIFF}^p} < 1.3 \text{ V and } 0.504 \text{ V < Eye Height (-3.5 dB de-emphasis)}. \)

Non-Transition Bit: \( V_{\text{TX-DIFF}^p} < 1.3 \text{ V and } 0.357 \text{ V < Eye Height (-6.0 dB de-emphasis)}. \)

Small Voltage Swing:

Transition Bit: \( V_{\text{TX-DIFF}^p} < 1.3 \text{ V and } 0.520 \text{ V < Eye Height (No de-emphasis)}. \)

Non-Transition Bit: \( V_{\text{TX-DIFF}^p} < 1.3 \text{ V and } 0.328 \text{ V < Eye Height (-3.5 dB de-emphasis)}. \)

Non-Transition Bit: \( V_{\text{TX-DIFF}^p} < 1.3 \text{ V and } 0.232 \text{ V < Eye Height (-6.0 dB de-emphasis)}. \)
**Measurement Algorithm:**

These measurements are made over the entire TX test pattern defined in Section 4 (Draft Specification).

Differential Peak Voltage Measurement: The Differential Peak Voltage measurement returns two times the larger of the Min or Max statistic of the differential voltage waveform.

Where:

\[ i \] is the index of all waveform values.

\[ V_{\text{DIFF}} \] is the Differential voltage signal.

**Eye Height Measurement:**

The measured minimum vertical eye opening at the UI center as shown in the plot of the eye diagram. There are three types of Eye Height values:

**Eye Height – Transition:**

\[
V_{\text{EYE-HEIGHT-TRAN}} = V_{\text{EYE-HI-TRAN-MIN}} - V_{\text{EYE-LO-TRAN-MAX}}
\]

Where:

\[ V_{\text{EYE-HI-TRAN-MIN}} \] is the minimum of the high transition bit eye voltage at mid UI.

\[ V_{\text{EYE-LO-TRAN-MAX}} \] is the maximum of the low transition bit eye voltage at mid UI.

**Eye Height – Non-Transition:**(-3.5 dB and -6 dB)

\[
V_{\text{EYE-HEIGHT-NTRAN}} = V_{\text{EYE-HI-NTRAN-MIN}} - V_{\text{EYE-LO-NTRAN-MAX}}
\]

Where:

\[ V_{\text{EYE-HI-NTRAN-MIN}} \] is the minimum of the high non-transition bit eye voltage at mid UI.

\[ V_{\text{EYE-LO-NTRAN-MAX}} \] is the maximum of the low non-transition bit eye voltage at mid UI.
5.2.2 TX De-Emphasized Differential Output Voltage (Ratio) MOI

Test Definition Notes from the Specification:

- This is the ratio of $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition.

- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 3-11 (Draft Specification. Also refer to the transmitter compliance eye diagram shown in Figure 3-9 (Draft Specification).

$V_{TX-DE-RATIO}$ (De-Emphasized Differential Output Voltage (Ratio)) is defined in Table 3-3 (Draft Specification).

Limits (specified only at transmitter pins compliance test point):

Maximum = -4.0 dB and Minimum = -3.0 dB, and the Pass Condition is

$-3.0 \text{ dB} < V_{TX-DE-RATIO} < -4.0 \text{ dB}$

Limits (specified only at transmitter pins compliance test point):

Maximum = -7.0 dB and Minimum = -5.0 dB, and the Pass Condition is

$-5.0 \text{ dB} < V_{TX-DE-RATIO} < -7.0 \text{ dB}$

Test Procedure:

Follow the procedure in Section 4.4 (Draft Specification), ensuring that De-Emphasis is selected in the Measurements> Select menu.
Measurement Algorithm:

This measurement is made over the entire data defined in Section 3.4 (Draft Specification). The De-Emphasis measurement calculates the ratio of any non-transition eye voltage (2\textsuperscript{nd}, 3\textsuperscript{rd}, etc., eye voltage succeeding an edge) to its nearest preceding transition eye voltage (1\textsuperscript{st} eye voltage following an edge). In Figure 11, it is the ratio of the black voltages over the blue voltages. The results are given in dB.

\[ DEEM(m) = dB \left( \frac{v_{EYE-HI-TRAN}(m)}{v_{EYE-HI-TRAN}(n)} \right) \]

or

\[ DEEM(m) = dB \left( \frac{v_{EYE-LO-NTRAN}(m)}{v_{EYE-LO-TRAN}(n)} \right) \]

Where:

\( v_{EYE-HI-TRAN} \) is the high voltage at mid UI following a positive transition.

\( v_{EYE-LO-TRAN} \) is the low voltage at mid UI following a negative transition.

\( v_{EYE-HI-NTRAN} \) is the high voltage at mid UI following a positive transition bit.

\( v_{EYE-LO-NTRAN} \) is the low voltage at mid UI following a negative transition bit.

\( m \) is the index for all non-transition Uis.

\( n \) is the index for the nearest transition UI preceding the UI specified by \( m \).
5.2.3 Minimum TX Eye Width MOI

Test Definition Notes from the Specification:

$T_{TX\text{-}EYE}$ (Minimum TX Eye Width) is defined in Table 3-3 (Draft Specification).

Limits:

Transmitter pins compliance test point: $0.70 \text{ UI (218.75ps) } < T_{TX\text{-}EYE}$ for 3.2Gb/s rate.

Transmitter pins compliance test point: $0.70 \text{ UI (175.00ps) } < T_{TX\text{-}EYE}$ for 4.0Gb/s rate.

Transmitter Pins compliance test point: $0.70 \text{ UI (154.0ps) } < T_{TX\text{-}EYE}$ for 4.8 GB/s rate.

Test Procedure:

Follow the procedure in Section 4.4 (Draft Specification), ensuring that eye width/eye height is selected in the **Measurements** > **Select** menu.

Measurement Algorithm:

This measurement is made over the entire TX test pattern defined in Section 4 (Draft Specification).

The measured minimum horizontal eye opening at the zero reference level is:

$$T_{EYE\text{-}WIDTH} = UI_{AVG} - TIE_{Pk-Pk}$$

Where:

$UI_{AVG}$ is the average $UI$.

$TIE_{Pk-Pk}$ is the Peak-Peak $TIE$.

Note: When you select the Transmitter DIMM Test Point (available only for 3.2 and 4.0GBps speeds), the Eye-width is as per SIG Test 2.2 version and is different from the FBDIMM specifications.
5.2.4 TX Output Rise/Fall Time MOI

Test Definition Notes from the Specification:

- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 1.1 (Draft Specification) and measured over entire data. Also refer to the Transmitter compliance (Draft Specification).

- Measured between 20-80% at Transmitter package pins into a test load as shown in Figure 1.1 (Draft Specification) for both $V_{TX-D+}$ and $V_{TX-D-}$.

$T_{TX-RISE}$, $T_{TX-FALL}$ (D+/D- TX Output Rise/Fall Time) is defined in Table 3-3 (Draft Specification).

Limits (specified only at transmitter pins compliance point):

Minimum = 30ps.

Maximum = 90ps.

Test Procedure:

Follow the procedure in Section 4.4 (Draft Specification), ensuring that Rise Time and Fall Time are selected in the Measurements> Select menu.

Measurement Algorithm:

This measurement is made over the entire TX test pattern defined in Section 4 (Draft Specification).

Rise/Fall time is limited to only rising or falling edges of consecutive transitions for transmitter measurements. (This test is made on differential or pseudo differential waveforms only). Differential signals Rise/Fall Time show up when you select Differential probe type.

**Rise Time:** The Rise Time measurement is the time difference between when the $V_{REF-HI}$ reference level is crossed and the $V_{REF-LO}$ reference level is crossed on the rising edge of the waveform.

$$t_{RISE} (n) = t_{HI+} (i) - t_{LO+} (j)$$

Where:

$t_{RISE}$ is a Rise Time measurement.

$t_{HI+}$ is a set of $t_{HI}$ only for rising edges.

$t_{LO+}$ is a set of $t_{LO}$ only for rising edges.

$i$ and $j$ are indexes for nearest adjacent pairs of $t_{LO+}$ and $t_{HI+}$. 

$n$ is the index of rising edges in the waveform.
**Fall Time:** The Fall Time measurement is the time difference between when the $V_{\text{REF-HI}}$ reference level is crossed and the $V_{\text{REF-LO}}$ reference level is crossed on the falling edge of the waveform.

$$t_{\text{FALL}}(n) = t_{\text{LO-}}(i) - t_{\text{HI-}}(j)$$

Where:
- $t_{\text{FALL}}$ is a Fall Time measurement.
- $t_{\text{HI-}}$ is set of $t_{\text{HI}}$ only for falling edge.
- $t_{\text{LO-}}$ is set of $t_{\text{LO}}$ only for falling edge.
- $i$ and $j$ are indexes for nearest adjacent pairs of $t_{\text{LO-}}$ and $t_{\text{HI-}}$.
- $n$ is the index to falling edges in the waveform.
5.2.5 TX AC Common Mode Output Voltage MOI

**Test Definition Notes from the Specification:**

\[
VTX - CM - AC = \frac{\text{Max}\left[VX - D + VTX - D - \right]}{2} - \frac{\text{Min}\left[VTX - D + VTX - D - \right]}{2}
\]

-Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Draft Specification) and common mode measurements to be performed using a 101010 pattern.

**Limits (specified only at transmitter pins compliance point):**

- VTX-CM-ACp-p L Maximum = 90 mV.
- VTX-CM-ACp-p R Maximum = 80 mV.
- VTX-CM-ACp-p S Maximum = 70 mV.

**Test Procedure:**

Follow the procedure in Section 4.4 (Draft Specification), ensuring that AC CM Voltage is selected in the Measurements > Select menu.

**Note:** AC CM voltage is available only when Single-Ended probe type is selected.

**Measurement Algorithm:**

This measurement is made over the entire data defined in Section 3.4 (Draft Specification).

**AC CM Voltage:**

The AC Common Mode RMS Voltage measurement calculates the RMS statistic of the Common Mode voltage waveform with the DC Value removed. (After DC is removed, the RMS on what is left equals STD)

\[v_{AC\text{-}RMS\text{-}CM}(i) = RMS(v_{AC\text{-}M}(i))\]

Where:

- \(i\) is the index of all waveform values.

- \(v_{AC\text{-}RMS\text{-}CM}\) is the RMS of the AC Common Mode voltage signal.

- \(v_{AC\text{-}M}\) is the AC Common Mode voltage signal.
5.2.6 TX DC Common Mode Voltage MOI

Test Definition Notes from the Specification:

Defined as: \( VTX - CM = DC(\text{avg}) of \frac{|VX - D + VTX - D|}{2} \)

- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Draft Specification) and common-mode measurements to be performed using a 101010 pattern measured over the entire data. Also refer to the transmitter compliance eye diagram shown in Figure 4-24 (Draft Specification).

Limits (specified only at transmitter pins compliance point):

VTX-CM_L Maximum = 375 mV

VTX-CM_S Maximum = 280 mV and VTX-CM_S Minimum = 135 mV.

Test Procedure:

Follow the procedure in Section 4.4 (Draft Specification), ensuring that DC Common Mode Voltage is selected in the Measurements> Select menu.

Note: DC CM voltage available only when you select Single-Ended probe type.

Measurement Algorithm:

This measurement is made over the entire data defined in Section 3.4 (Draft Specification).

The DC Common Mode measurement:

The DC Common Mode measurement returns the average of absolute value of common mode waveform.
5.2.7 **TX Waveform Eye Diagram Mask Test MOI**

**Test Definition Notes from the Specification:**

- The TX eye diagram in Figure 3-9 (Draft Specification) is specified using the passive compliance/test measurement load in place of any real FB-DIMM interconnect + RX component.

- Twenty-seven eye diagrams must be met for the Transmitter. The eye diagrams must be aligned in time using the jitter median to locate the center of the eye diagram. The different eye diagrams will differ in voltage depending whether it is a transition bit or a de-emphasized bit. The exact reduced voltage level of the de-emphasized bit will always be relative to the transition bit.

- The eye diagram must be valid for entire TX test pattern as defined in the section 4 of the draft specifications.

For Transmitter Pins Mask Geometries from the Draft Specification, refer to the Figure 1 of this MOI.

**Note:** When the Transmitter DIMM test point is selected, the eye mask co-ordinates are based on the SIG Test 2.2 version and are different from the mask co-ordinates in FBDIMM specifications.
5.2.8 TX Dj Dual-Dirac MOI

Test Definition Notes from the Specification:

-Specified at the package pins into a timing and voltage compliance test load. This number does not include the effects of Spread Spectrum Clock (SSC) or reference clock jitter. Defined is the Dual-Dirac deterministic jitter as described in Section 4 of the Draft Specification.

Limits (specified only at transmitter pins compliance point):

Maximum = 0.2 UI.

Test Procedure:

Follow the procedure in Section 4.4 (Draft Specification), ensuring that Jitter@BER is selected in the Measurements> Select menu.

Measurement Algorithm: (refer to the same section in RX)

The DJ PDF is composed only of a pair of Dirac delta functions (Dual-Dirac). The Dual-Dirac model is assumed for system, allowing rms RJ Gaussian components to be added with DJ Dual-Dirac component linearly. The Dual-Dirac description is merely the linearization of the CDF (Cumulative Distribution Function) at a particular BER. Since the CDF has two sides, this linearization is performed twice, and the result is then combined. The Tx-Dj is estimated by equivalently deriving the CDF at points where BER < 10^-9 and Extrapolating φ to a BER < 10^-9, such that a device exceeding the DJ specification is identified with a 99.7% confidence interval.

Note: When the Transmitter DIMM test point is selected, the TIE Jitter values are calculated as per SIG Test 2.2 version and are different from FBDIMM specifications.
6 FB-DIMM Reference Clock Compliance Testing

This section provides the Methods of Implementation (MOIs) for Reference clock tests using a Tektronix real-time oscilloscope, probes, the RT-Eye compliance software solution (version 2.0), and with the Tektronix NEX-TDSFBDP test fixture / JEDEC parametric test fixture.

- To reduce jitter and allow for future silicon fabrication process changes, HCSL (High-speed Current Steering Logic) clocks are used, as illustrated in Figure 3-1 (Draft Specifications). The nominal single-ended swing for each clock is 0 to 0.7 V. The same system clock shall be transmitted to the two components at the ends of the link, if necessary, through connector(s).

- The reference clock frequency is 1/24 of the link data rate, for example: 166.67 MHz for a data rate of 4.0 Gb/s. The reference clock pair is routed point-to-point to each device from the system board.

- The FB-DIMM channel uses mesochronous clocking; the phase relationship between TX reference clock and RX reference clock is unspecified. However, in order to limit the jitter difference between TX and RX there is an upper limit for the phase difference between the data and reference clock at the RX (also known as the transport delay, specified in Table 3-1).

SSC (Spread Spectrum Clock) with up to -0.5% down spread in frequency shall be supported. The frequency of the clock and bit rate can be modulated from 0% to -0.5% of the nominal data rate/frequency, at a modulation rate between 30 kHz and 33 kHz. The modulation profile of SSC shall be able to provide optimal or close to optimal EMI reduction. Typical profiles include triangular or “Hershey kiss” profile.

6.1 Probing the Link for Reference Clock Compliance

Use probing configuration (B or D) to probe the link differentially at a point close to the pins of the reference clock. Alternatively, use probing configuration (A or C) using the Ch1 and Ch3 inputs of an oscilloscope that has 40 GS/s sample rate available on two channels (TDS6124C and TDS6154C series only).

6.2 Running a Complete Reference Clock Compliance Test

The MOIs for each Reference clock test are documented in the following sections. All Ref clock measurements can be selected and run simultaneously with the same acquisition. To perform a compliance test of all receiver measurements:

1. Select Measurements> Select.
2. Select Bit Rate.
3. Select Reference clock from the Test Point pull-down list.
4. Select Differential (or Single-Ended) as the Probe Type, depending on your probe configuration.
5. Click the Select Required.

Table 8: Measurement Select/Result Cross Reference (Reference clock Test Point)

<table>
<thead>
<tr>
<th>Parameter to measure</th>
<th>Symbol(s)</th>
<th>Selection in Measurement &gt; Select Menu</th>
<th>Results in Measurement Results Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reference Clock frequency @ 3.2Gb/s or 4.0Gb/s or 4.8Gb/s</td>
<td>fRefclk-3.2, fRefclk-4.0, fRefclk-4.8</td>
<td>Frequency</td>
<td>Frequency (Max,Min)</td>
</tr>
<tr>
<td>Rising and Falling Edge rates</td>
<td>ERRfRefclk-diffRrise, ERRfRefclk-diff-Fall</td>
<td>Rising Edge, Falling edge</td>
<td>Rising Edge (Max,Min), Falling edge (max,Min)</td>
</tr>
<tr>
<td>Differential Voltage-high</td>
<td>VRefclk-diff-ih</td>
<td>High Voltage</td>
<td>High Voltage(min)</td>
</tr>
<tr>
<td>Differential Voltage-low</td>
<td>VRefclk-diff-il</td>
<td>Low Voltage</td>
<td>Low Voltage (Max)</td>
</tr>
<tr>
<td>Duty Cycle Of reference Clock</td>
<td>TRefclk-Dutycycle</td>
<td>Duty Cycle</td>
<td>Duty Cycle (Max,Min)</td>
</tr>
<tr>
<td>Reference clock Jitter (rms) filtered</td>
<td>TREF-JITTER-RMS</td>
<td>Jitter@BER</td>
<td>Jitter Random (Rj)</td>
</tr>
</tbody>
</table>

6. Click Configure to access the Configuration menus and set up Signal Source.
7. Click Autoset to auto set signal and reference levels.
8. Click Start.

Figure 13 shows the result of a reference clock compliance test on a signal that passes the Reference Clock tests.
6.2.1 Reference Clock Frequency Measurement Test MOI

**Test Definition Notes from the Specification:**

Reference clock frequency is measured for each data rate of operation.

- This is measured with SSC disabled. Enabling SSC will reduce reference clock frequency.

- Compliance to frequency specification is only required for those data rates supported by the DUT.

**Limits:**

- \( f_{\text{Refclk-3.2}} \) : Min = 126.67 MHz ; Max = 133.40 MHz ; Nominal = 133.33 MHz
- \( f_{\text{Refclk-4.0}} \) : Min = 158.33 MHz ; Max = 166.75 MHz ; Nominal = 166.67 MHz
- \( f_{\text{Refclk-4.8}} \) : Min = 190.00 MHz ; Max = 200.10 MHz ; Nominal = 200.00 MHz

**Test Procedure:**

Follow the procedure in Section 4.7 (Draft Specification), ensuring that **reference clock frequency** is selected in the **Measurements > Select** menu.
Measurement Algorithm:

The reference clock waveform period is calculated and the frequency is derived from the period measurement.

\[ \text{Freq} = \frac{1}{T \text{ period}} \]

Figure 14: Reference Clock
6.2.2 Reference Clock Differential Voltage Hi and Lo Test MOI

Test Definition Notes from the Specification:
Differential Voltage Hi and Differential Voltage Lo measurements are taken from differential waveforms.

Limits:

Vref clk- Diff -Hi Minimum = +150 mV.

Vref clk – Diff-Lo Maximum = -150 mV.

Test Procedure:

Follow the procedure in Section 4.7 (Draft Specification), ensuring that Reference clock differential voltage Hi/Lo is selected in the Measurements> Select menu.

Measurement Algorithm:

Hi voltage < 150 mV = Fail

Lo Voltage > -150 mV = Fail
6.2.3 Reference Clock Differential rise and fall edge rates Test MOI

Test Definition Notes from the Specification:

The rising and falling edge rates measurements are taken from differential waveforms.

- Measured from -150 mV to +150 mV on the differential waveform. The signal must be monotonic through the measurement region for rise and fall time. The 300 mV measurement Window is centered on the differential 0 V crossing.

![Figure 15: Reference clock rise/fall time calculation](image)

Limits:

Minimum = 0.6 V/ns

Maximum = 4 V/ns.

Test Procedure:

Follow the procedure in Section 4.7 (Draft Specification), ensuring that Rise Time/Fall Time is selected in the Measurements> Select menu.

Measurement Algorithm:

The rising edge and falling edge are calculated over the 300 mV window, which is centered at differential 0 V. The rising/falling edge rate V/ns = 300 mV/Rise/Fall Time.
6.2.4 Reference clock Duty cycle Test MOI

Test Definition Notes from the Specification:
The duty cycle measurement of reference clock is taken from differential waveform.

Limits:
Minimum = 40%

Maximum = 60%

Test Procedure:
Follow the procedure in Section 4.7 (Draft Specification), ensuring that duty cycle is selected in the Measurements> Select menu.

Measurement Algorithm:
Duty Cycle = positive pulse width / clock period

This is measured at differential 0 V reference voltage level.

6.2.5 Reference Clock Jitter RMS Test MOI

Test Definition Notes from the Specification:
Different devices may have different phase jitter tracking behaviors due to variation of the jitter transfer function of their PLLs, transport delays between transmitter and receiver, differences in the propagation delays in the devices and the phase tracking bandwidth of the clock phase recovery circuitry.

For the FB-DIMM channel to function properly when the transmitter and receiver use devices with different phase jitter tracking behavior, a specification of the reference clock jitter spectrum is necessary. To measure jitter on the reference clock and translate this directly into a data eye closure at the receiver, the reference clock phase jitter is filtered by a phase jitter transfer function that represents the worst case mismatch between transmitter and receiver’s phase tracking. After convolving this frequency domain filter with the reference clock phase jitter spectrum, the peak-peak jitter is measured in the time domain. As this is a total jitter specification that includes both deterministic and random jitter components, the sample size is also specified to meet the link’s BER goal.

- Measured with SSC enabled on reference clock generator
- Measured after phase Jitter filter

Limits:
Maximum = 3 ps (3.2Gbps and 4.0Gbps)

Maximum = 2.5ps(4.8Gbps).
Methods of Implementation

Test Procedure:

Follow the procedure in Section 4.7 (Draft Specification), ensuring that Jitter@BER is selected in the Measurements> Select menu.

Measurement Algorithm:

Refer to Specifications section 3.1.3. A second-order PLL transfer function is used as an approximation for transmitter and receiver. Actual PLLs used in typical CMOS processes are often third order or higher order. However, all can be approximated as a second-order transfer function. The transfer function assuming second-order PLLs with PI control loops is defined by the following s domain equation:

\[
H(s) = \left[ \frac{2s \zeta_1 \omega_{n1} + \omega_{n1}^2}{s^2 + 2s \zeta_1 \omega_{n1} + \omega_{n1}^2} e^{-sT_D} - \frac{2s \zeta_2 \omega_{n2} + \omega_{n2}^2}{s^2 + 2s \zeta_2 \omega_{n2} + \omega_{n2}^2} \right]
\]

In this equation, \( \zeta_{1/2} \) are the damping factors for PLL 1 and 2, and \( \omega_{n1}, n2 \) are the natural frequencies for the PLLs 1 and 2. This function is not meant as a requirement for an implementation. It is used as a bounding function for modeling purposes to establish the limits for f_3 dB frequency and maximum peaking.

7 Giving a Device an ID

The FB-DIMM Compliance Module provides a graphical user interface (See Figure 4) for entering a Device ID and Description. Data entered here will appear on the compliance report and is recommended for device tracking.

8 Creating a Compliance Report

To create a compliance report, select Utilities> Reports. The Report Generator utility can create a complete report of the compliance test.
Methods of Implementation

Fully Buffered DIMM (FB-DIMM)