5 Steps to Successful PCI Express Data Capture

Before beginning these procedures, please refer to the Tektronix Logic Protocol Analyzer Solutions for PCI Express 3.0 Instruction manual (part number 077-0400-xx) to ensure that you have the proper module and probe type for the link width that you plan to use with your SUT.



NOTES: Tektronix recommends connecting the clock reference cable (part number 872-0594-XX) and enable it in the SUT (see CALIBRATE step #4), especially if Spread Spectrum or Active State Power Management (ASPM) is enabled. If using the clock reference cable with two TLA7SA08/SA16 modules, use the SMA-to-SMA clock jumper cable (part number 174-5392-XX).

If you don't have a 3-pin 100 MHz reference clock on your SUT, connect the clock reference cable directly to your slot interposer probe.

CALIBRATE 3

1. Power on the TLA mainframes and PC, if connected (make sure SUT is off or can be reset).

2. Launch TLA application and connect to the desired TLA instrument (mainframe).

🙆 🖬 📇

D_M ե_M S_M

Link Rate: Track Rate

Not Used

Logical Idle

Tria Pos

00 us _

NOTE: The following step is important because the probe might not be calibrated and may not capture training sets indicating the link speed, which is done automatically once the probe is calibrated.

3. In the Setup-SA Window, if using the clock reference cable, select "Connected at Front Panel." If using two modules, connect the clock reference cable to one module. Use clock jumper (part number 174-5392-XX) to connect between both modules.

4. Power on the platform (SUT).

5. In the Setup-SA Window, manually select the Link Rate to match your platform's current PCle link rate.

6. Configure the SUT for calibration by ensuring the SUT will operate on Reset with ASPM disabled and operating at PCIe maximum link speed with minimal traffic, such as, logical idle. If you made any changes to your SUT, reset it.

7. In the Setup-SA Window, click the "Calibrate" button.

8. Once calibration has successfully completed. manually change the link Rate back to "Track Rate."

9. Reset your SUT so that the TLA will capture the training sets indicating the link speed and width of your SUT.

10. After your SUT has passed its power-on self-tests, verify that the Setup-SA Window indicators are green for each lane, indicating successful symbol lock.









Click to monitor Acquisition status



After acquisition is complete, click "View Summary" to confirm that calibration was successful and to get an overview of the PCIe protocol elements acquired. Your screen should show no errors, similar to the screen below.

ummary Statistics										
Average Transaction Latency: 301	ns	Total bytes Transmitted: 3.79KB						Utilization: 123K TLP+DLLP pkts/s 757 TLP pkts/s 123K DLLP pkts/s		
Details										
Protocol Element	In Viewfinder		In Total		Mary	(Overview	De		
• Errors	0	0	103	63	103	ΛΠ	63	AП		
- TLPs	13	16	655	945	448	~	470	~		
• MRd	0	3	5	592	6		397			
• MWr	0	2	4	299	1		277			
IORd	0	0	0	0	0		•			
IOWr	0	0	0	0	0		°			
• CfgRd	0	<u>6</u>	0	<u>41</u>	0					
• CfgWr	0	4	0	6	0		4			
• Messages	0	1	6	1	6		1			
Completions	13	0	<u>639</u>	5	433		6			
 FetchAdd 	0	0	0	0	ō		0			
• Swap	0	0	0	0	ō		°			
+ CAS	0	0	0	0	0		°			
• DLLPs	<u>6576</u>	<u>6553</u>	129727	129160	4596		4142			
Ack	16	13	944	<u>650</u>	469		443			
Nak	0	0	0	0	0		0			
• PM	0	0	0	0	0		0			
• InitFC	51	48	51	48	51		45			



Bird's Eye View (full acquisition data analysis viewer)



For further information, go to www.tek.com and download "Tektronix Logic Protocol Analyzer Solutions for PCI Express 3.0, Instruction Manual, Tek P/N: 077-0400-xx". Includes design-in information, such as, probe load models and CAD layout files.

enable Flow Control BEV

_								
						_	_	-
Wave form 101	🖁 Listing 🔻	Statu	s Idle			Run	→ Tel	€
	Downstream							• <u>\$</u> 2
3								
n [*] n	ı 💾 🖓 🖾	Code 🛆	🛔 Ac	tivity f	Thresho	d III /	liew Com	ipare A
	t 👻 Cursor	1 🕶 to 🚺	Cursor 2	▼ = 1.8	74ns			
			_				_	
	Timestamp	Uni_Dn	Uni_Dn	Uni_Dn	Uni_Dn	Uni_Dn	Uni_Dn	Un 🄶 🚮
		UNU	Uni	Unz	Uns	Une	Uns	
	<25,154 us	45	45	45	45	45	45	45
	<27,028 us	45	45	45	45	45	45	45
- 🖬 🕅 📗	<39,209 us	45 COM	45 COM	45 COM	45 COM	45 COM	45 COM	45
	<41,083 us	00	00	00	00	00	00	00
	<42,020 us	00	01	02	03	04	05	06
- On	<57,949 us	18	18	18	18	18	18	18
- e	<58,886 US		06			06	06	
ali i	59 823 115	00	00			00	00	
5	,025 45							
	<60,760 us	45	45	45	45	45	45	45
	<72,941 us	45	45	45	45	45	45	45
	<74,815 us	45	45	45	45	45	45	45
	<75,752 us	45	45	45	45	45	45	45
	<88,870 us	45	45	45	45	45	45	45
	<90,744 us	45	45	45	45	45	45	45
	<06,673 us	45 STP	45	45	45	45	45	45
	<16,302 us	00	00	õõ	FO	D4	78	77
	47,239 us	STP	07	19	00	00	10	01
	<18,176 us	D9	85	82	END	PAD	PAD	PA
	<52,007 us	COM	COM	COM	COM	COM	COM	CO
	<52,944 us	IDL	IDL	IDL IDL	IDL	IDL IDL	IDL	ID ID
	<88,550 us	IDL	IDL	IDL	IDL	IDL	IDL	ID
	<90,424 us	14!	14!	14!	14!	14!	14!	14
-	<02,605 us	80	Unkno>	7B	K28.6!	Unkno>	Unkno>	Un 30
	<04,479 us	AB	08 !	06	Unkno>	Unkno>	Unkno>	Un
	417,597 us	Unkno>	Unkno>	EIDLE	Unkno>	END	EIDLE	Un
	<18,534 us	Unkno>	EIDLE	EIDLE	EIDLE No. Sta	EIDLE	EIDLE	Un
	<66,618 us	No_SL>	No_SL>	No_SL>	No_SL>	FTS	No_SL>	FT
	<67,555 us	No_SL>	No_SL>	No_SL>	No_SL>	FTS	No_SL>	FT
	<69,429 us	No_SL>	COM!	СОМ	СОМ	СОМ	No_SL>	CO
	<81,610 us	COM	FTS	FTS	FTS	FTS	COM	FT
	<83,484 us	FTS	FTS	FTS	FTS	FTS	FTS	EI
	<00,350 us	FTS	FTS	FTS	FTS	FTS	FTS	FT
	<01,287 us	FTS	FTS	FTS	FTS	FTS	FTS	FT
	<03,161 us	FTS	СОМ	СОМ	СОМ	СОМ	FTS	<u>co</u>

Listing window (lane by lane data)